IP Library Granted Patent US 9,111,752
Granted Patent B1
US 9,111,752 · App. 14/696,785 · Granted Aug 18, 2015

Electrostatic discharge protection device

Inventors: Ke-Yuan Chen (New Taipei, TW); Jyh-Fong Lin (New Taipei, TW)
Assignee: VIA TECHNOLOGIES, INC.
H01L27/0262H01L27/0248H01L27/0255
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,111,752
App. No.
14/696,785
Granted
Aug 18, 2015
Kind
B1
Abstract

An electrostatic discharge protection device having a P-type substrate, a common N-well formed in the P-type substrate, a common N-doped region formed in the first common N-well, wherein the common N-doped region is electrically connected to a reference voltage node. The device further has a common P-doped region formed in the common N-well, wherein the common P-doped region surrounds the common N-doped region, the common P-doped region and the common N-well form a common diode, a plurality of peripheral N-wells formed in the P-type substrate and surrounding the common N-well, each of the peripheral N-wells comprising a P-type doped region and a N-type doped region, wherein the P-type doped region is electrically connected to one of a plurality of I/O terminals, and a circular P-doped region formed in the P-type substrate and disposed between the common N-well and the peripheral N-wells, and the circular P-doped region surrounding the common N-well.

Claims (13)

1. An electrostatic discharge protection device, comprising:

a P-type substrate set as floating;

a common N-well formed in the P-type substrate;

a common N-doped region formed in the first common N-well, wherein the common N-doped region is electrically connected to a reference voltage node;

a common P-doped region formed in the common N-well, wherein the common P-doped region surrounds the common N-doped region, the common P-doped region and the common N-well form a common diode;

a plurality of peripheral N-wells formed in the P-type substrate and surrounding the common N-well, each of the peripheral N-wells comprising a P-type doped region and a N-type doped region, wherein the P-type doped region is electrically connected to one of a plurality of I/O terminals; and

a circular P-doped region formed in the P-type substrate and disposed between the common N-well and the peripheral N-wells, and the circular P-doped region surrounding the common N-well;

wherein the common P-doped region, the circular P-doped region, and the N-type doped region are electrically connected to a bus.

2. The electrostatic discharge protection device as claimed in claim 1 , wherein a distance between any of the peripheral N-wells and the common N-well is less than 5 μm.

3. The electrostatic discharge protection device as claimed in claim 1 , wherein any of the peripheral N-wells and the P-type doped region of the any of the peripheral N-wells form a diode.

4. The electrostatic discharge protection device as claimed in claim 1 , wherein the common P-type doped region and the common N-type doped region form a common diode, when an electrostatic discharge event occurs between any of the I/O terminals and the reference voltage node, the common diode is forward-biased.

5. The electrostatic discharge protection device as claimed in claim 1 , wherein the common N-well, the P-type substrate, and any of the peripheral N-wells form a first parasitic BJT, and the P-type doped region of the any of the peripheral N-wells, the P-type doped region of the any of the peripheral N-well, and the P-type substrate form a second parasitic BJT, when an electrostatic discharge event occurs between any of the I/O terminals and the reference voltage node, the first and the second parasitic BJTs are triggered to ON.

6. The electrostatic discharge protection device as claimed in claim 1 , wherein the peripheral N-wells are symmetrically formed in the P-type substrate and the peripheral N-wells sandwich the common N-well.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 21, 2019
From: VIA TECHNOLOGIES, INC.
To: VIA LABS, INC.
Reel/Frame 051075/0258 →
RELEASE OF SECURITY INTEREST Recorded Jun 15, 2017
From: PACIFIC WESTERN BANK
To: SOLARFLARE COMMUNICATIONS, INC.
Reel/Frame 042820/0890 →
SECURITY INTEREST Recorded Apr 6, 2016
From: SOLARFLARE COMMUNICATIONS, INC.
To: PACIFIC WESTERN BANK
Reel/Frame 038363/0589 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 27, 2015
From: CHEN, KE-YUAN; LIN, JYH-FONG
To: VIA TECHNOLOGIES, INC.
Reel/Frame 035501/0229 →
Priority Claims (1)
TW 100140851 A · Nov 9, 2011 · national
Continuity (1)
Division 13666509 · Nov 1, 2012