IP Library Granted Patent US 9,570,296
Granted Patent B2
US 9,570,296 · App. 14/744,145 · Granted Feb 14, 2017

Preparation of low defect density of III-V on Si for device fabrication

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,570,296
App. No.
14/744,145
Granted
Feb 14, 2017
Kind
B2
Abstract

A method of forming a semiconducting material includes depositing a graded buffer on a substrate to form a graded layer of an indium (In) containing III-V material, the In containing III-V material being indium-gallium-arsenic (InGaAs) or indium-aluminum-arsenic (InAlAs) and comprising In in an increasing atomic gradient up to 35 atomic % (at. %) based on total atomic weight of InGa or InAl; and forming a layer of InGaAs on the graded layer, the layer of InGaAs comprising about 25 to about 100 at. % In based on total atomic weight of InGa.

Claims (21)

1. A method of forming a semiconducting material, the method comprising:

depositing a high aluminum content III-V material layer on a substrate, the high aluminum content III-V material layer comprising at least one III element and a V element, the at least one III element comprising Al and being present in an amount of least 50 atomic % (at. %) based on total atomic weight of the at least one III element, and the high aluminum content III-V material layer being partially oxidized to include AlO;

depositing a graded buffer on the high aluminum content III-V material layer to form a graded layer of an indium (In) containing III-V material, the In containing III-V material being indium-gallium-arsenic (InGaAs) or indium-aluminum-arsenic (InAlAs) and comprising In in an increasing atomic gradient up to 35 atomic % (at.%) based on total atomic weight of InGa or InAl; and

forming a layer of InGaAs on the graded layer, the layer of InGaAs comprising about 25 to about 100 at. % In based on total atomic weight of InGa.

2. The method of claim 1 , wherein the substrate comprises silicon (Si), germanium (Ge), or a combination thereof.

3. The method of claim l, wherein the high aluminum content III-V material layer is AlAs.

4. The method of claim 1 , wherein the graded layer has a thickness in a range from about 100 nanometers (nm) to about 10 micrometers.

5. The method of claim 1 , wherein the layer of InGaAs forms a channel layer in a transistor device.

6. The method of claim 1 , wherein the high aluminum content III-V material layer has a thickness in a range from about 1 nm to about 1 micrometer.

7. A method of forming a semiconducting material, the method comprising:

forming a high aluminum content III-V material layer on a substrate, the high aluminum content III-V material comprising at least one III element and a V element, the at least one III element comprising Al and being present in an amount of least 50 at. % based on total atomic weight of the at least one III element;

depositing a graded buffer on the high aluminum content III-V material layer to form a graded layer of an In containing III-V material, the In containing III-V material being InGaAs or InAlAs and comprising In in an increasing atomic gradient up to 35 at. % based on total atomic weight of InGa or InAl;

forming a layer of InGaAs on the graded layer, the layer of InGaAs comprising about 25 to about 100 at. % In based on total atomic weight of InGa; and

oxidizing the high aluminum content III-V material layer to form AlO.

8. The method of claim 7 , wherein the layer of InGaAs has a thickness in a range from about 1 to about 20 nm.

9. The method of claim 7 , wherein the atomic gradient is a linear gradient.

10. The method of claim 7 , wherein the semiconducting material has a dislocation density in a range from about 1×10 2 to about 1×10 9 defects/cm 2 .

11. The method of claim 7 , wherein the atomic gradient is a step-wise gradient.

12. The method of claim 7 , wherein the semiconducting material has an average roughness (RMS) of less than 6 nanometers (nm).

13. The method of claim 7 , wherein the semiconducting material has a defect density of less than 2×10 9 defects/cm 2 .

14. The method of claim 7 , wherein the oxidizing the high aluminum content III-V material layer comprises flowing nitrogen gas and water vapor onto the high aluminum content III-V material layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 11, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: ELPIS TECHNOLOGIES INC.
Reel/Frame 052620/0961 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 19, 2015
From: CHENG, CHENG-WEI; SADANA, DEVENDRA K.; SHIU, KUEN-TING; SUN, YANNING
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 035869/0026 →