IP Library Granted Patent US 9,450,182
Granted Patent B2
US 9,450,182 · App. 14/794,762 · Granted Sep 20, 2016

Self-aligned memory cell contact

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,450,182
App. No.
14/794,762
Granted
Sep 20, 2016
Kind
B2
Abstract

In various embodiments, a memory storage element for storing two or more bits of information is formed by connecting two resistive change elements in series whereby the first resistive change element is made of a first material and the second resistive change element is made of a second material and the melting point of the first resistive change element material is greater than the melting point of the second resistive change element material such that the set and reset states of the two elements can be written and read.

Claims (35)

1. A method of making a memory cell, comprising:

depositing a layer of dielectric material on a surface;

etching a hole through the dielectric material;

filling the hole with first conductive material;

etching the first conductive material to remove a portion of the first conductive material from the hole;

depositing a layer of barrier or adhesion or second conductive material on remaining first conductive material in the hole;

etching the layer of barrier or adhesion or second conductive material in the hole to remove a portion of the second conductive material from the hole;

depositing information storage material into the hole onto remaining barrier or adhesion or second conductive material; and

removing a portion of the information storage material.

2. The method of claim 1 , wherein the removing a portion of the information storage material comprises etching.

3. The method of claim 1 , wherein the removing a portion of the information storage material comprises CMP.

4. The method of claim 1 , wherein the information storage material comprises phase change material.

5. The method of claim 4 , wherein the phase change material comprises Chalcogenide elements.

6. The method of claim 1 , wherein the first conductive material comprises tungsten.

7. The method of claim 1 , wherein the dielectric material comprises SiO 2 .

8. The method of claim 1 , wherein the barrier or adhesion or second conductive material comprises a layer of titanium salicide and a layer of TiN.

9. The method of claim 8 , wherein the titanium salicide is disposed on the remaining first conductive material.

10. The method of claim 1 , further comprising:

depositing a between-element barrier material over remaining information storage material in the hole;

removing a portion of the between-element barrier material from the hole;

depositing top information storage material in the hole over remaining between-element barrier material;

removing a portion of the top information storage material from the hole;

depositing a top contact over remaining top information storage material in the hole;

removing a portion of the top contact; and

depositing a top dielectric layer over remaining top contact.

11. The method of claim 10 , wherein the top contact comprises TiN.

12. The method of claim 10 , wherein the between-element barrier material comprises TiN.

13. The method of claim 10 , wherein removing a portion of the top contact comprises etching.

14. The method of claim 10 , wherein removing a portion of the top contact comprises CMP.

15. The method of claim 10 , wherein the information storage material and the top information storage material have different melting points.

16. The method of claim 15 , wherein the top information storage material has a higher melting point than the information storage material.

17. The method of claim 16 , wherein the information storage material and the top information storage material comprises Chalcogenide elements.

18. A method for forming a barrier and/or adhesion surface below an information storage element comprising the steps: (i) in a dielectric material, forming a cup into which an information storage element is to be formed, (ii) filling the cup with the barrier and/or adhesion and/or conducive material, (iii) etching the barrier and/or adhesion and/or conductive material with an etch that selectively removes the barrier and/or adhesion and/or conductive material at a faster rate than the surrounding dielectric material, (iv) stopping the etch before removing all of the barrier and/or adhesion and/or conductive material in the cup, and (v) filling at least a portion of the area of the cup from which the barrier and/or adhesion and/or conductive material was etched with an information storage material.

19. The method of claim 18 whereby the information storage material comprises GST.

20. The method of claim 18 further comprising (vi) etching the information storage material with an etch that selectively removes the information storage material at a faster rate than the surrounding dielectric material, (vii) stopping the etch before removing all of the information storage material in the cup, and (viii) filling at least a portion of the area of the cup from which the information storage material was etched with a barrier and/or adhesion and/or conductive material.

Assignments (9)
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
RELEASE OF SECURITY INTEREST AT REEL 039389 FRAME 0684 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 058965/0535 →
RELEASE OF SECURITY INTEREST AT REEL 052915 FRAME 0566 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 059127/0001 →
SECURITY INTEREST Recorded Feb 6, 2020
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 052915/0566 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2018
From: HGST, INC.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 046939/0587 →
RELEASE OF SECURITY INTEREST Recorded Aug 16, 2016
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: HGST, INC.
Reel/Frame 039689/0950 →
SECURITY AGREEMENT Recorded Jul 19, 2016
From: HGST, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 039389/0684 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 2, 2015
From: APODACA, MAC D.; SHEPARD, DANIEL R.
To: HGST, INC.
Reel/Frame 036712/0244 →