IP Library › Granted Patent US 9,472,254
Granted Patent B2
US 9,472,254 · App. 14/798,133 · Granted Oct 18, 2016

Method and apparatus for timing adjustment

Inventors: Yoshihiro Kishimoto (Suita, JP); Yoichiro Miki (Kawachinagano, JP); Yuji Sekiguchi (Nara, JP)
Assignee: SOCIONEXT INC.
G11C7/22G11C7/10G11C7/106G11C7/1051G11C7/1066G11C7/1078G11C7/1093G11C7/222
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,472,254
App. No.
14/798,133
Granted
Oct 18, 2016
Kind
B2
Abstract

A strobe signal from a memory is delayed through delay circuits of a strobe delay selection section, thus obtaining a plurality of delayed strobe signals. A strobe latch section produces check data in synchronism with each of the delayed strobe signals, and a system latch section latches, with a system clock, check data latched by the strobe latch section. Based on a comparison by an expected value comparison section and a determination by a delay determination section, the optimal strobe signal with the optimal delay is selected from among the delayed strobe signals produced in the strobe delay selection section. Then, data from the memory is delayed through delay circuits in a data delay selection section, thus obtaining a plurality of delayed data, and the optimal data with the optimal delay is selected from among the plurality of delayed data based on the comparison by the expected value comparison section and the determination by the delay determination section.

Claims (18)

1. A data latch timing adjustment method for receiving an external strobe signal and external data in synchronism with the external strobe signal, the method comprising:

a first timing adjustment step of performing a phase adjustment by delaying the external strobe signal; and

a second timing adjustment step of performing adjustment without delaying the external strobe signal after the first timing adjustment step is completed so that the external data is properly latched with the external strobe signal.

2. The data latch timing adjustment method of claim 1 ,

wherein in the first timing adjustment step, the external strobe signal is received from an external memory and in the second timing adjustment step, predetermined data is received as the external data from the external memory.

3. The data latch timing adjustment method of claim 2 , the method comprising:

a memory write step of writing data to a predetermined address of the external memory before the second timing adjustment step.

4. The data latch timing adjustment method of claim 3 ,

wherein the first timing adjustment step and the second timing adjustment step are selectively performed in response to at least one mode select signal.

5. A data latch timing adjustment apparatus for receiving an external strobe signal and external data in synchronism with the external strobe signal, the apparatus comprising:

a first timing adjustment circuit for performing a phase adjustment by delaying the external strobe signal; and

a second timing adjustment circuit for performing adjustment without delaying the external strobe signal after the first timing adjustment circuit completes the phase adjustment so that the external data is properly latched with the external strobe signal.

6. The data latch timing adjustment apparatus of claim 5 ,

wherein the apparatus receives predetermined data as the external data and the external strobe signal from an external memory.

7. The data latch timing adjustment apparatus of claim 6 ,

wherein the apparatus writes data to a predetermined address of the external memory before the second timing adjustment circuit starts the adjustment.

8. The data latch timing adjustment apparatus of claim 7 ,

wherein the first timing adjustment circuit and the second timing adjustment circuit perform in response to at least one mode select signal.

Priority Claims (1)
JP 2004-381496 · Dec 28, 2004 · national
Continuity (7)
Continuation 14102347 · Dec 10, 2013
Division 13311318 · Dec 5, 2011
Division 12851122 · Aug 5, 2010
Division 12184797 · Aug 1, 2008
Division 11889822 · Aug 16, 2007
Division 11269741 · Nov 9, 2005
Related Publication 20150318031A1 · Nov 5, 2015