IP Library Granted Patent US 10,083,122
Granted Patent B2
US 10,083,122 · App. 14/822,750 · Granted Sep 25, 2018

Transactional memory

Inventor: Sean Eilert (Penryn, CA)
Assignee: Micron Technology, Inc.
G06F12/1009G06F11/302G06F11/3037G06F11/3055G06F11/1456G06F2212/1056G06F2212/206G06F2212/261
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,083,122
App. No.
14/822,750
Granted
Sep 25, 2018
Kind
B2
Abstract

Subject matter disclosed herein relates to techniques to perform transactions using a memory device.

Claims (61)

1. A method, comprising:

receiving a transaction command, the transaction command comprising a begin portion and a plurality of transaction operators, at least one of the plurality of transaction operators for modifying information stored in a phase change memory array;

copying information stored in a first portion of the phase change memory array;

storing the copied information to a second portion of the phase change memory array in response to receiving the transaction command;

executing a transaction operator of the transaction command to modify the copied information stored in the second portion;

maintaining a master remap table to point to physical locations of the phase change memory array;

creating a temporary remap table before executing the transaction operator in response to receiving the begin portion of the transaction command, wherein the temporary remap table comprises a copy of only a portion of the master remap table to be changed during execution of the transaction command;

modifying the temporary remap table in response to executing the transaction operator; and

modifying only the portion of the master remap table to be changed as the result of the transaction command based, at least in part, on contents of the temporary remap table in response to a successful completion of the transaction command.

2. The method of claim 1 , wherein executing the transaction operator comprises relocating the copied information, and wherein the method further comprises modifying the temporary remap table to track relocation of the copied information.

3. The method of claim 1 , further comprising:

receiving a transaction commit portion of the transaction command; and

setting a register to indicate successful completion of the plurality of transaction operators in response to receiving the transaction commit portion of the transaction command.

4. The method of claim 3 , wherein modifying the master remap table in response to the successful completion of the transaction command comprises modifying the master remap table in response to setting the register.

5. The method of claim 1 , further comprising:

receiving a transaction commit portion of the transaction command;

determining whether the transaction command has successfully completed; and

replacing information stored in the first portion of the phase change memory array with modified information stored in the second portion of the phase change memory array in response to a determination that the transaction command successfully completed.

6. A memory device, comprising:

a memory comprising a phase change memory array;

a controller configured to:

receive a transaction command, the transaction command comprising a begin portion and a plurality of transaction operators, at least one of the plurality of transaction operators for modifying information stored in the phase change memory array;

copy information stored in a first portion of the phase change memory array;

store the copied information to a second portion of the phase change memory array in response to receiving the transaction command;

execute a transaction operator of the transaction command to modify the copied information stored in the second portion;

maintain a master remap table to point to physical locations of the phase change memory array;

create a temporary remap table before executing the transaction operator in response to receiving the begin portion of the transaction command, wherein the temporary remap table comprises a copy of only a portion of the master remap table to be changed as a result of the transaction command; and

modify only the portion of the master remap table to be changed as the result of the transaction command based, at least in part, on contents of the temporary remap table in response to a successful completion of the transaction command.

7. The device of claim 6 , wherein the temporary remap table is physically separate from the master remap table, and

wherein the controller is further configured to modify the master remap table further in response to receiving a transaction commit portion of the transaction command.

8. The device of claim 6 , wherein the second portion of the phase change memory array comprises a spare portion of the phase change memory array.

9. The device of claim 6 , wherein the controller is further configured to replace the information stored in the first portion of the phase change memory array with modified information stored in the second portion of the phase change memory array in response to receiving a transaction commit portion of the transaction command.

10. The device of claim 6 , further comprising a register configured to store values for determining at least one of a maximum number of allowed transaction operators and a maximum size of a portion of the memory for a transaction command.

11. The device of claim 6 , wherein the phase change memory array is on one memory die.

12. A system, comprising:

a memory comprising a phase change memory array;

a controller configured to:

receive a transaction command, the transaction command comprising a begin portion and a plurality of transaction operators, at least one of the plurality of transaction operators for modifying information stored in the phase change memory array;

copy information stored in a first portion of the phase change memory array;

store the copied information to a second portion of the phase change memory array in response to receiving the transaction command;

execute a transaction operator of the transaction command to modify the copied information stored in the second portion;

maintain a master remap table to point to physical locations of the phase change memory array;

create a temporary remap table before executing the transaction operator in response to receiving the begin portion of the transaction command, wherein the temporary remap table comprises a copy of only a portion of the master remap table to be changed as a result of the transaction command; and

modify only the portion of the master remap table to be changed as the result of the transaction command based, at least in part, on contents of the temporary remap table in response to a successful completion of the transaction command and;

a processor to initiate commands for accessing the phase change memory array.

13. The system of claim 12 , wherein the controller is further configured to replace the information stored in the first portion of the phase change memory array with modified information stored in the second portion of the phase change memory array in response to receiving a transaction commit portion of the transaction command.

14. The system of claim 12 , wherein the temporary remap table is physically separate from the master remap table, and

wherein the controller is further configured to modify the temporary remap table in response to executing the transaction operator of the transaction command to reflect manipulation of the copied information.

15. The system of claim 14 , wherein the controller is further configured to:

receive a transaction commit portion of the transaction command; and

modify the master remap table further in response to receiving the transaction commit portion.

16. The method of claim 1 , further comprising:

storing the modified copied information to the first portion; and

modifying the master remap table further in response to the modified copied information being stored to the first portion.

17. The device of claim 6 , wherein the controller is further configured to:

store the modified copied information to the first portion; and

modify the master remap table further in response to the modified copied information being stored to the first portion.

18. The system of claim 12 , wherein the controller is further configured to:

store the modified copied information to the first portion; and

modify the master remap table further in response to the modified copied information being stored to the first portion.

19. The method of claim 1 , further comprising simultaneously maintaining one or more additional temporary remap tables corresponding to one or more additional transactions.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
Continuity (2)
Continuation 13015396 · Jan 27, 2011
Related Publication 20150347315A1 · Dec 3, 2015