IP Library Granted Patent US 10,566,234
Granted Patent B2
US 10,566,234 · App. 14/828,449 · Granted Feb 18, 2020

Multi-level stack having multi-level contact and method

Inventor: Keith Lao (Austin, TX)
Assignees: Samsung Austin Semiconductor, LLC; Samsung Electronics Co., Ltd.
H01L21/76879H01L21/768H01L23/481H01L23/522H01L23/5226H01L2924/0002
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,566,234
App. No.
14/828,449
Granted
Feb 18, 2020
Kind
B2
Abstract

A method for forming a multi-level stack having a multi-level contact is provided. The method includes forming a multi-level stack comprising a specified number, n, of conductive layers and at least n−1 insulating layers. A via formation layer is formed over the stack. A first via is etched in the via formation layer at a first edge of the stack. A first multi-level contact is formed in the first via. For a particular embodiment, a second via may be etched in the via formation layer at a second edge of the stack and a second multi-level contact may be formed in the second via.

Claims (46)

1. A method comprising:

forming a multi-level stack comprising a specified number, n, of conductive layers and at least n−1 insulating layers, the multi-level stack having a plurality of outside edges;

forming a via formation layer covering the plurality of outside edges of the multi-level stack;

etching a via in the via formation layer at one of the plurality of outside edges along an outside edge of each of the specified number of conductive layers; and

forming a multi-level contact in the via connecting the specified number of conductive layers,

wherein forming the via formation layer comprises:

depositing the via formation layer, and

planarizing the via formation layer.

2. The method of claim 1 , further comprising removing the via formation layer.

3. The method of claim 1 , wherein the specified number of conductive layers are only conductively contacted by a single multi-level contact.

4. The method of claim 1 , wherein:

the conductive layers comprise a lower conductive layer and upper conductive layers, and

the multi-level contact is configured to connect a region of a top surface of the lower conductive layer to edges of the upper conductive layers on the plurality of outside edges of the multi-level stack.

5. The method of claim 1 further comprising:

depositing a photoresist layer over the planarized via formation layer; and

patterning the photoresist layer to expose the via formation layer at the plurality of outside edges of the multi-level stack.

6. The method of claim 5 , further comprising removing the photoresist layer.

7. A method for forming a multi-level stack having a multi-level contact, comprising:

forming a first conductive layer;

forming a first insulating layer over the first conductive layer;

forming a second conductive layer over the first insulating layer without forming contacts in the first insulating layer;

forming a via formation layer over the second conductive layer and outside edges of the multi-level stack;

etching a via into the via formation layer at an outside edge of the first conductive layer and the second conductive layer; and

forming a multi-level contact in the via connecting the first and second conductive layers,

wherein forming the via formation layer comprises:

depositing the via formation layer, and

planarizing the via formation layer.

8. The method of claim 7 , further comprising further comprising removing the via formation layer.

9. The method of claim 7 , wherein the first and second conductive layers are only conductively contacted by a single multi-level contact.

10. The method of claim 7 , wherein the multi-level contact is configured to connect a first region of a top surface of the first conductive layer to an outside edge of the second conductive layer.

11. The method of claim 1 , further comprising:

depositing a photoresist layer over the planarized via formation layer; and

patterning the photoresist layer to expose the via formation layer at the outside edges of the multi-level stack.

12. The method of claim 11 , further comprising removing the photoresist layer.

13. A multi-level stack, comprising:

a specified number, n, of conductive layers;

at least n−1 insulating layers;

a first multi-level contact at a first outside edge of the multi-level stack connecting the specified number of conductive layers, the first multi-level contact disposed on first side surfaces of the conductive layers; and

a second multi-level contact at a second outside edge of the multi-level stack connecting the specified number of conductive layers, the second multi-level contact disposed on second side surfaces of the conductive layers.

14. The multi-level stack of claim 13 , wherein the specified number of conductive layers are only conductively contacted by a single multi-level contact.

15. The multi-level stack of claim 13 , wherein each of the first and second multi-level contacts is configured to connect the conductive layers to each other.

16. The multi-level stack of claim 13 , wherein:

the conductive layers comprise a lower conductive layer and upper conductive layers,

each of the first and second multi-level contacts is configured to connect a region of a top surface of the lower conductive layer to the outside edges of the upper conductive layers of the multi-level stack.

17. The multi-level stack of claim 13 , wherein each of the first and second multi-level contacts is formed over a buffer layer that is deposited over a substrate.

18. The multi-level stack of claim 13 , wherein the insulating layers are formed between the conductive layers, and wherein the insulating layers are formed without providing contacts between the conductive layers.

Assignments (2)
CHANGE OF NAME Recorded Aug 31, 2018
From: SAMSUNG AUSTIN SEMICONDUCTOR, L.P.
To: SAMSUNG AUSTIN SEMICONDUCTOR, LLC
Reel/Frame 047006/0105 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 31, 2018
From: LAO, KEITH
To: SAMSUNG AUSTIN SEMICONDUCTOR, L.P.; SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 046771/0563 →
Continuity (2)
Continuation 13439097 · Apr 4, 2012
Related Publication 20150357237A1 · Dec 10, 2015