IP Library Granted Patent US 9,396,996
Granted Patent B2
US 9,396,996 · App. 14/848,912 · Granted Jul 19, 2016

Methods of forming openings in semiconductor structures

Inventors: Adam L. Olson (Boise, ID); Kaveri Jain (Boise, ID); Lijing Gou (Boise, ID); William R. Brown (Boise, ID); Ho Seop Eom (Boise, ID); Xue (Gloria) Chen (Boise, ID); Anton J. deVilliers (Clifton Park, NY)
Assignee: Micron Technology, Inc.
H01L21/76877H01L21/0226H01L21/0273H01L21/0274H01L21/3085H01L21/3086H01L21/467H01L21/76804H01L21/76816H01L21/76885H01L23/52H01L2924/0002
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,396,996
App. No.
14/848,912
Granted
Jul 19, 2016
Kind
B2
Abstract

A method of forming a semiconductor structure comprises forming pools of acidic or basic material in a substrate structure. A resist is formed over the pools of acidic or basic material and the substrate structure. The acidic or basic material is diffused from the pools into portions of the resist proximal to the pools more than into portions of the resist distal to the pools. Then, the resist is exposed to a developer to remove a greater amount of the resist portions proximal to the pools compared to the resist portions distal to the pools to form openings in the resist. The openings have wider portions proximal to the substrate structure and narrower portions distal to the substrate structure. The method may further comprise forming features in the openings of the resist. The features have wider portions proximal to the substrate structure and narrower portions distal to the substrate structure.

Claims (33)

1. A method of forming a semiconductor structure, comprising:

forming recesses in a substrate structure;

filling the recesses with a pool material comprising an acid-generating material or a base-generating material;

forming a resist over the pool material and the substrate structure;

exposing the resist to an energy source to generate an acid or a base from the pool material, the generated acid or base diffusing into adjacent portions of the resist; and

removing a greater amount of the portions of the resist proximal to the substrate structure than the amount of the portions of the resist distal to the substrate structure to form openings in the resist, the openings comprising wider portions proximal to the substrate structure and narrower portions distal to the substrate structure.

2. The method of claim 1 , wherein the substrate structure comprises a substrate and a hardmask overlying the substrate, and wherein forming recesses in a substrate structure comprises forming the recesses extending at least partially into a thickness of the hardmask.

3. The method of claim 1 , further comprising filling at least one of the openings in the resist with a material selected from the group consisting of a metal, a metal nitride, a metal aluminum nitride, and polysilicon.

4. The method of claim 1 , further comprising filling at least one of the openings in the resist with a conductive material or an oxide material.

5. The method of claim 4 , further comprising removing the resist from the substrate structure.

6. The method of claim 1 , wherein forming a resist over the pool material and the substrate structure comprises forming a 248 nm resist or a 193 nm resist over the pool material and the substrate structure.

7. The method of claim 1 , wherein forming a resist over the pool material and the substrate structure comprises forming a resist comprising a methacrylate-based photoresist or a cyclic olefin-based photoresist over the pool material and the substrate structure.

8. The method of claim 1 , wherein filling the recesses with a pool material comprises filling the recesses with a pool material selected from the group consisting of a photo acid generator, a thermal acid generator, and a thermal base generator.

9. A method of forming a semiconductor structure, comprising:

forming a resist over pools of acid or base in a substrate structure;

diffusing the acid or the base from the pools into proximal portions of the resist to alter an acidity of the proximal portions of the resist compared to an initial acidity of the resist and an acidity of the distal portions of the resist; and

exposing the resist to a developer to remove a greater amount of the proximal portions of the resist relative to the distal portions of the resist to form openings in the resist, the openings comprising wider portions proximal to the substrate structure and narrower portions distal to the substrate structure.

10. The method of claim 9 , further comprising transferring a pattern of the openings in the resist to the substrate structure.

11. The method of claim 9 , further comprising filling the openings in the resist with a material to form features on the substrate structure, the features comprising wider portions proximal to the substrate structure and narrower portions distal to the substrate structure.

12. The method of claim 11 , wherein filling the openings in the resist with a material to form features on the substrate structure comprises filling the openings in the resist with a conductive material to form contacts having diameters of less than approximately 40 nm.

13. The method of claim 11 , wherein filling the openings in the resist with a material comprises filling the openings in the resist with a conductive material to form conductive features.

14. The method of claim 11 , wherein forming features on the substrate structure comprises forming the features between adjacent pools of acid or base in the substrate structure.

15. The method of claim 11 , wherein forming features on the substrate structure comprises forming the features directly over the pools of acid or base in the substrate structure.

16. The method of claim 11 , wherein forming the features on the substrate structure comprises forming features comprising a dimension of less than approximately 40 nm.

17. A method of forming a semiconductor structure, comprising:

forming pools of acidic or basic material in a substrate structure;

forming a resist over the pools of acidic or basic material and the substrate structure;

diffusing an acidic or basic material from the pools into portions of the resist, resist portions proximal to the pools comprising more acidic or basic material than resist portions distal to the pools;

exposing the resist to a developer to remove a greater amount of the resist portions proximal to the pools compared to the resist portions distal to the pools to form openings in the resist, the openings comprising wider portions proximal to the substrate structure and narrower portions distal to the substrate structure; and

forming features in the openings of the resist, the features comprising wider portions proximal to the substrate structure and narrower portions distal to the substrate structure.

18. The method of claim 17 , wherein diffusing an acidic or basic material from the pools into portions of the resist comprises altering a solubility in the developer of the resist portions proximal to the pools, compared to that of the resist portions distal to the pools.

19. The method of claim 17 , wherein forming pools of acidic or basic material in a substrate structure comprises forming the pools of acidic or basic material in the substrate structure at the same pitch as the features thereafter formed in the openings of the resist.

20. The method of claim 17 , further comprising, after forming the features, removing the pools of acid or base.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
Continuity (3)
Continuation 14457658 · Aug 12, 2014
Division 13687419 · Nov 28, 2012
Related Publication 20150380307A1 · Dec 31, 2015