IP Library Granted Patent US 10,187,048
Granted Patent B2
US 10,187,048 · App. 14/895,164 · Granted Jan 22, 2019

Comparator circuit, A/D conversion circuit, and display apparatus

Inventors: Takaaki Sugiyama (Kanagawa, JP); Masaki Yoshioka (Kanagawa, JP); Ken Kikuchi (Tokyo, JP); Masaru Chibashi (Kanagawa, JP); Ken Kitamura (Kanagawa, JP)
Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
H03K5/2481G09G3/2014G09G3/2018G09G3/2074G09G3/32H03K5/08H03K5/249H03M1/34G09G2300/0426G09G2300/0439G09G2300/0819G09G2310/0291G09G2310/06G09G2320/0233G09G2320/064G09G2330/021H03M1/123H03M1/504H03M1/56
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,187,048
App. No.
14/895,164
Granted
Jan 22, 2019
Kind
B2
Abstract

A comparator circuit according to the present disclosure includes: a first switch section that selectively takes in a signal voltage; a second switch section that selectively takes in a control waveform; a differential amplifier including a non-inverted input end connected to each of output ends of the first switch section and the second switch section; a capacity section including one end connected to an inverted input end of the differential amplifier and the other end supplied with a reference voltage; and a third switch section that selectively short-circuits the inverted input end and an output end of the differential amplifier.

Claims (16)

1. A comparator circuit, comprising:

a first switch section configured to selectively receive a signal voltage;

a second switch section configured to selectively receive a control waveform;

a capacity section including a first end and a second end, wherein the first end is connected to each of an output end of the first switch section and an output end of the second switch section;

a differential amplifier including an inverted input end and a non-inverted input end configured to receive a reference voltage, wherein the inverted input end is connected to the second end of the capacity section, and wherein the reference voltage is a fixed voltage that is independent of a power-supply fluctuation;

a third switch section between the inverted input end and an output end of the differential amplifier, wherein the third switch section is configured to selectively short-circuit the inverted input end and the output end of the differential amplifier; and

a fourth switch section connected between the output end of the differential amplifier and an input end of an inverter.

2. The comparator circuit according to claim 1 , wherein the control waveform has a voltage variation of sawtooth waveform.

3. The comparator circuit according to claim 1 , wherein

each of the first switch section and the third switch section is driven by a first switch control pulse, wherein the first switch control pulse has a first phase,

the second switch section is driven by a second switch control pulse having a second phase, and

the second phase is opposite to the first phase.

4. The comparator circuit according to claim 3 , further comprising

a current supply section configured to supply a current based on an output of the differential amplifier, wherein the current supply section is connected to the output end of the differential amplifier,

wherein the reference voltage is independent of a power-supply section and a ground section, and wherein the ground section corresponds to the current supply section.

5. The comparator circuit according to claim 4 , wherein the fourth switch section is configured to selectively short-circuit the output end of the differential amplifier and the input end of the inverter, wherein the fourth switch section is driven by the second switch control pulse.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 4, 2016
From: SONY CORPORATION
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 039342/0578 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 1, 2015
From: SUGIYAMA, TAKAAKI; YOSHIOKA, MASAKI; KIKUCHI, KEN; CHIBASHI, MASARU; KITAMURA, KEN
To: SONY CORPORATION
Reel/Frame 037184/0818 →
Priority Claims (1)
JP 2013-123453 · Jun 12, 2013 · national
Continuity (1)
Related Publication 20160118971A1 · Apr 28, 2016
Cited By (1)
US 12,347,364