IP Library › Granted Patent US 9,335,599
Granted Patent B2
US 9,335,599 · App. 14/934,243 · Granted May 10, 2016

Liquid crystal display device

Inventor: Atsushi Umezaki (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
G02F1/136286G02F1/136213H01L27/124H01L27/1225H01L27/1255H01L29/247H01L29/78693
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,335,599
App. No.
14/934,243
Granted
May 10, 2016
Kind
B2
Abstract

A first transistor, a second transistor, a third transistor, a fourth transistor are provided. In the first transistor, a first terminal is electrically connected to a first wiring; a second terminal is electrically connected to a gate terminal of the second transistor; a gate terminal is electrically connected to a fifth wiring. In the second transistor, a first terminal is electrically connected to a third wiring; a second terminal is electrically connected to a sixth wiring. In the third transistor, a first terminal is electrically connected to a second wiring; a second terminal is electrically connected to the gate terminal of the second transistor; a gate terminal is electrically connected to a fourth wiring. In the fourth transistor, a first terminal is electrically connected to the second wiring; a second terminal is electrically connected to the sixth wiring; a gate terminal is connected to the fourth wiring.

Claims (64)

1. A semiconductor device comprising:

a first transistor, wherein one of a source and a drain of the first transistor is electrically connected to a first wiring, and wherein the other of the source and the drain of the first transistor is electrically connected to a second wiring;

a second transistor, wherein one of a source and a drain of the second transistor is electrically connected to a third wiring, wherein the other of the source and the drain of the second transistor is electrically connected to the other of the source and the drain of the first transistor, and wherein a gate of the second transistor is electrically connected to a fourth wiring;

a third transistor, wherein one of a source and a drain of the third transistor is electrically connected to the one of the source and the drain of the second transistor, wherein the other of the source and the drain of the third transistor is electrically connected to a gate of the first transistor, and wherein a gate of the third transistor is electrically connected to the gate of the second transistor; and

a fourth transistor, wherein one of a source and a drain of the fourth transistor is electrically connected to a fifth wiring, wherein the other of the source and the drain of the fourth transistor is electrically connected to the gate of the first transistor, and wherein a gate of the fourth transistor is electrically connected to a six wiring,

wherein the first wiring has a region having a first width and the third wiring has a region having a second width, and

wherein the second width is smaller than the first width.

2. The semiconductor device according to claim 1 , further comprising a capacitor,

wherein one electrode of the capacitor is electrically connected to the gate of the first transistor, and

wherein the other electrode of the capacitor is electrically connected to the other of the source and the drain of the first transistor.

3. The semiconductor device according to claim 1 , wherein at least one of the first to fourth transistors includes a channel formation region comprising an oxide semiconductor.

4. The semiconductor device according to claim 3 , wherein the oxide semiconductor comprises indium, gallium and zinc.

5. The semiconductor device according to claim 1 ,

wherein the semiconductor device comprises a shift register including a flip-flop, and

wherein the first to fourth transistors are included in the flip-flop.

6. A display module comprising a pixel circuit and a driver circuit, the driver circuit comprising the semiconductor device according to claim 1 .

7. An electronic appliance comprising the display module according to claim 6 .

8. A semiconductor device comprising:

a first transistor, wherein one of a source and a drain of the first transistor is electrically connected to a first wiring, and wherein the other of the source and the drain of the first transistor is electrically connected to a second wiring;

a second transistor, wherein one of a source and a drain of the second transistor is electrically connected to a third wiring, wherein the other of the source and the drain of the second transistor is electrically connected to the other of the source and the drain of the first transistor, and wherein a gate of the second transistor is electrically connected to a fourth wiring;

a third transistor, wherein one of a source and a drain of the third transistor is electrically connected to the one of the source and the drain of the second transistor, wherein the other of the source and the drain of the third transistor is electrically connected to a gate of the first transistor, and wherein a gate of the third transistor is electrically connected to the gate of the second transistor;

a fourth transistor, wherein one of a source and a drain of the fourth transistor is electrically connected to a fifth wiring, wherein the other of the source and the drain of the fourth transistor is electrically connected to the gate of the first transistor, and wherein a gate of the fourth transistor is electrically connected to a six wiring;

a fifth transistor, wherein one of a source and a drain of the fifth transistor is electrically connected to the one of the source and the drain of the second transistor, wherein the other of the source and the drain of the fifth transistor is electrically connected to the other of the source and the drain of the first transistor, and wherein a gate of the fifth transistor is electrically connected to a seventh wiring,

wherein the first wiring has a region having a first width and the third wiring has a region having a second width, and

wherein the second width is smaller than the first width.

9. The semiconductor device according to claim 8 , further comprising a capacitor,

wherein one electrode of the capacitor is electrically connected to the gate of the first transistor, and

wherein the other electrode of the capacitor is electrically connected to the other of the source and the drain of the first transistor.

10. The semiconductor device according to claim 8 , wherein at least one of the first to fifth transistors includes a channel formation region comprising an oxide semiconductor.

11. The semiconductor device according to claim 10 , wherein the oxide semiconductor comprises indium, gallium and zinc.

12. The semiconductor device according to claim 8 ,

wherein the semiconductor device comprises a shift register including a flip-flop, and

wherein the first to fifth transistors are included in the flip-flop.

13. A display module comprising a pixel circuit and a driver circuit, the driver circuit comprising the semiconductor device according to claim 8 .

14. An electronic appliance comprising the display module according to claim 13 .

15. A semiconductor device comprising:

a first transistor, wherein one of a source and a drain of the first transistor is electrically connected to a first wiring, and wherein the other of the source and the drain of the first transistor is electrically connected to a second wiring;

a second transistor, wherein one of a source and a drain of the second transistor is electrically connected to a third wiring, wherein the other of the source and the drain of the second transistor is electrically connected to the other of the source and the drain of the first transistor, and wherein a gate of the second transistor is electrically connected to a fourth wiring;

a third transistor, wherein one of a source and a drain of the third transistor is electrically connected to the one of the source and the drain of the second transistor, wherein the other of the source and the drain of the third transistor is electrically connected to a gate of the first transistor, and wherein a gate of the third transistor is electrically connected to the gate of the second transistor; and

a fourth transistor, wherein one of a source and a drain of the fourth transistor is electrically connected to a fifth wiring, wherein the other of the source and the drain of the fourth transistor is electrically connected to the gate of the first transistor, and wherein a gate of the fourth transistor is electrically connected to the one of the source and the drain of the fourth transistor,

wherein the first wiring has a region having a first width and the third wiring has a region having a second width, and

wherein the second width is smaller than the first width.

16. The semiconductor device according to claim 15 , wherein at least one of the first to fourth transistors includes a channel formation region comprising an oxide semiconductor.

17. The semiconductor device according to claim 16 , wherein the oxide semiconductor comprises indium and zinc.

18. The semiconductor device according to claim 15 ,

wherein the semiconductor device comprises a shift register including a flip-flop, and

wherein the first to fourth transistors are included in the flip-flop.

19. A display module comprising a pixel circuit and a driver circuit, the driver circuit comprising the semiconductor device according to claim 15 .

20. An electronic appliance comprising the display module according to claim 19 .

21. A semiconductor device comprising:

a first transistor, wherein one of a source and a drain of the first transistor is electrically connected to a first wiring, and wherein the other of the source and the drain of the first transistor is electrically connected to a second wiring;

a second transistor, wherein one of a source and a drain of the second transistor is electrically connected to a third wiring, wherein the other of the source and the drain of the second transistor is electrically connected to the other of the source and the drain of the first transistor, and wherein a gate of the second transistor is electrically connected to a fourth wiring;

a third transistor, wherein one of a source and a drain of the third transistor is electrically connected to the one of the source and the drain of the second transistor, wherein the other of the source and the drain of the third transistor is electrically connected to a gate of the first transistor, and wherein a gate of the third transistor is electrically connected to the gate of the second transistor;

a fourth transistor, wherein one of a source and a drain of the fourth transistor is electrically connected to a fifth wiring, wherein the other of the source and the drain of the fourth transistor is electrically connected to the gate of the first transistor, and wherein a gate of the fourth transistor is electrically connected to the one of the source and the drain of the fourth transistor;

a fifth transistor, wherein one of a source and a drain of the fifth transistor is electrically connected to the one of the source and the drain of the second transistor, wherein the other of the source and the drain of the fifth transistor is electrically connected to the other of the source and the drain of the first transistor, and wherein a gate of the fifth transistor is electrically connected to a six wiring,

wherein the first wiring has a region having a first width and the third wiring has a region having a second width, and

wherein the second width is smaller than the first width.

22. The semiconductor device according to claim 21 , wherein at least one of the first to fifth transistors includes a channel formation region comprising an oxide semiconductor.

23. The semiconductor device according to claim 22 , wherein the oxide semiconductor comprises indium and zinc.

24. The semiconductor device according to claim 21 ,

wherein the semiconductor device comprises a shift register including a flip-flop, and

wherein the first to fifth transistors are included in the flip-flop.

25. A display module comprising a pixel circuit and a driver circuit, the driver circuit comprising the semiconductor device according to claim 21 .

26. An electronic appliance comprising the display module according to claim 25 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 30, 2015
From: UMEZAKI, ATSUSHI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 037381/0457 →
Priority Claims (1)
JP 2006-236392 · Aug 31, 2006 · national
Continuity (6)
Continuation 14168058 · Jan 30, 2014
Continuation 13904147 · May 29, 2013
Continuation 13307131 · Nov 30, 2011
Continuation 12977556 · Dec 23, 2010
Division 11845415 · Aug 27, 2007
Related Publication 20160062204A1 · Mar 3, 2016