IP Library Granted Patent US 9,735,107
Granted Patent B2
US 9,735,107 · App. 15/059,652 · Granted Aug 15, 2017

Contact structure and formation thereof

Inventors: Hong-Mao Lee (Hsinchu, TW); Huicheng Chang (Tainan, TW); Chia-Han Lai (Zhubei, TW); Chi-Hsuan Ni (Chupei, TW); Cheng-Tung Lin (Jhudong Township, TW); Huang-Yi Huang (Hsin-chu, TW); Chi-Yuan Chen (Hsinchu, TW); Li-Ting Wang (Hsinchu, TW); Teng-Chun Tsai (Hsinchu, TW); Wei-Jung Lin (Hsinchu, TW)
Assignee: Taiwan Semiconductor Manufacturing Company Limited
H01L23/53209H01L21/28518H01L21/76843H01L21/76864H01L21/76867H01L21/76883H01L23/485H01L23/528H01L23/5226H01L23/53266H01L21/76855H01L2924/0002
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,735,107
App. No.
15/059,652
Granted
Aug 15, 2017
Kind
B2
Abstract

A semiconductor device and methods of formation are provided. A semiconductor device includes an annealed cobalt plug over a silicide in a first opening of the semiconductor device, wherein the annealed cobalt plug has a repaired lattice structure. The annealed cobalt plug is formed by annealing a cobalt plug at a first temperature for a first duration, while exposing the cobalt plug to a first gas. The repaired lattice structure of the annealed cobalt plug is more regular or homogenized as compared to a cobalt plug that is not so annealed, such that the annealed cobalt plug has a relatively increased conductivity or reduced resistivity.

Claims (37)

1. A semiconductor device, comprising:

a silicide;

a dielectric layer;

a metal layer in contact with a sidewall of the dielectric layer and in contact with a top surface of the silicide;

a titanium nitride layer in contact with a sidewall of the metal layer and in contact with the top surface of the silicide; and

an annealed cobalt plug over the silicide, the annealed cobalt plug comprising a repaired lattice structure, the titanium nitride layer between the silicide and the annealed cobalt plug.

2. The semiconductor device of claim 1 , wherein the metal layer is in contact with a top surface of the dielectric layer.

3. The semiconductor device of claim 1 , wherein the titanium nitride layer is in contact with a top surface of the metal layer.

4. The semiconductor device of claim 1 , wherein the metal layer overlies the dielectric layer.

5. The semiconductor device of claim 1 , wherein the titanium nitride layer overlies the dielectric layer.

6. The semiconductor device of claim 1 , wherein:

the metal layer overlies the dielectric layer; and

the titanium nitride layer overlies a portion of the metal layer overlying the dielectric layer.

7. The semiconductor device of claim 6 , wherein the annealed cobalt plug overlies a portion of the titanium nitride layer overlying the portion of the metal layer.

8. The semiconductor device of claim 1 , wherein the annealed cobalt plug overlies the dielectric layer.

9. The semiconductor device of claim 1 , wherein the annealed cobalt plug overlies the metal layer.

10. The semiconductor device of claim 1 , wherein the silicide is disposed within a substrate and the dielectric layer overlies the substrate.

11. The semiconductor device of claim 10 , wherein the dielectric layer is in contact with a top surface of the substrate.

12. A semiconductor device, comprising:

a silicide;

a dielectric layer;

a glue layer in contact with a first sidewall of the dielectric layer, a second sidewall of the dielectric layer, and a top surface of the silicide, wherein the glue layer extends from the first sidewall of the dielectric layer to the second sidewall of the dielectric layer; and

an annealed cobalt plug over the silicide, the annealed cobalt plug comprising a repaired lattice structure, the glue layer between the silicide and the annealed cobalt plug.

13. The semiconductor device of claim 12 , wherein the dielectric layer is in contact with the top surface of the silicide.

14. The semiconductor device of claim 12 , wherein the glue layer is in contact with a top surface of the dielectric layer.

15. The semiconductor device of claim 12 , wherein the annealed cobalt plug is in contact with a top surface of the glue layer.

16. The semiconductor device of claim 12 , wherein:

the glue layer is in contact with a top surface of the dielectric layer; and

the annealed cobalt plug is in contact with a top surface of the glue layer overlying the dielectric layer.

17. The semiconductor device of claim 12 , wherein the dielectric layer overlies the silicide.

18. The semiconductor device of claim 12 , wherein the silicide is disposed within a substrate and the dielectric layer overlies the substrate.

19. The semiconductor device of claim 18 , wherein the dielectric layer is in contact with a top surface of the substrate and a top surface of the silicide.

20. A semiconductor device, comprising:

a silicide;

a dielectric layer overlying the silicide;

a glue layer in contact with a sidewall of the dielectric layer and in contact with a top surface of the silicide; and

an annealed cobalt plug over the silicide, the annealed cobalt plug comprising a repaired lattice structure, wherein the glue layer is between the silicide and the annealed cobalt plug to physically separate a top surface of the silicide from a bottom surface of the annealed cobalt plug.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 15, 2025
From: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED
To: MAGO BARCA IP LLC
Reel/Frame 070847/0983 →
Continuity (2)
Division 14091508 · Nov 27, 2013
Related Publication 20160190068A1 · Jun 30, 2016