IP Library Granted Patent US 9,646,835
Granted Patent B2
US 9,646,835 · App. 15/060,142 · Granted May 9, 2017

Wafer structure for electronic integrated circuit manufacturing

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,646,835
App. No.
15/060,142
Granted
May 9, 2017
Kind
B2
Abstract

A bonded wafer structure having a handle wafer, a device wafer, and an interface region with an abrupt transition between the conductivity profile of the device wafer and the handle wafer is used for making semiconductor devices. The improved doping profile of the bonded wafer structure is well suited for use in the manufacture of integrated circuits. The bonded wafer structure is especially suited for making radiation-hardened integrated circuits.

Claims (14)

1. A method of forming a wafer structure comprising:

forming a first region in a device wafer having at least one major surface, a thickness, and a conductivity profile of a first conductivity type substantially parallel to said at least one major surface;

forming a second region in a separate handle wafer having a thickness, and a second conductivity profile of the first conductivity type of said first region, such second conductivity profile being substantially different than the conductivity profile of said first region, such that said second region is in electrical contact with said first region opposite the major surface of said first region;

bonding together said device and handle wafers;

forming an interface region formed between said first region and said second region; and

placing impurity sites in said first region, said second region, and said interface region, such impurity sites being substantially electrically inactive over a temperature range,

wherein the conductivity profile of said first region transitions abruptly to the conductivity profile of said second region within the interface region,

wherein said first region, said second region, and said interface region comprise the same semiconductor material, and

wherein said impurity sites are selected from the group of isotopes consisting of silicon, carbon, fluorine, sulfur, chlorine, nitrogen, or defects selected from the group consisting of lattice vacancies, interstitial defects, Frenkel defect pairs, crystal dislocations, or a combination of said isotopes and defects.

2. The method of claim 1 further comprising thinning one or both of said bonded device and handle wafers.

3. The method of claim 2 wherein thinning comprises grinding the device wafer.

4. The method of claim 2 wherein thinning comprises grinding the handle wafer.

5. The method of claim 2 wherein thinning comprises grinding to a predetermined thickness.

6. The method of claim 2 wherein thinning comprises polishing.

Assignments (5)
CHANGE OF NAME Recorded Aug 5, 2024
From: CAES COLORADO SPRINGS LLC
To: FRONTGRADE COLORADO SPRINGS LLC
Reel/Frame 068326/0038 →
SECURITY INTEREST Recorded Jan 9, 2023
From: CAES COLORADO SPRINGS LLC; COBHAM ADVANCED ELECTRONIC SOLUTIONS INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 062337/0939 →
ENTITY CONVERSION Recorded Aug 22, 2022
From: COBHAM COLORADO SPRINGS INC.
To: CAES COLORADO SPRINGS LLC
Reel/Frame 061299/0490 →
ENTITY CONVERSION Recorded Aug 22, 2022
From: COBHAM COLORADO SPRINGS INC.
To: CAES COLORADO SPRINGS LLC
Reel/Frame 061299/0532 →
CHANGE OF NAME Recorded Apr 7, 2021
From: AEROFLEX COLORADO SPRINGS, INC.
To: COBHAM COLORADO SPRINGS INC.
Reel/Frame 055847/0958 →