IP Library Granted Patent US 9,780,027
Granted Patent B2
US 9,780,027 · App. 15/160,546 · Granted Oct 3, 2017

Hybrid airgap structure with oxide liner

Inventors: Marc A. Bergendahl (Troy, NY); James J. Demarest (Rensselaer, NY); Christopher J. Penny (Saratoga Springs, NY); Christopher J. Waskiewicz (Rexford, NY)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H01L23/5226H01L21/7682H01L21/76816H01L21/76831H01L21/76843H01L21/76879H01L23/5283H01L23/5329H01L23/53238
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,780,027
App. No.
15/160,546
Granted
Oct 3, 2017
Kind
B2
Abstract

A technique relates to an airgap structure. A dielectric layer is formed on an underlying layer. Copper filled trenches are formed in the dielectric layer, and a metal liner lines the copper filled trenches. An oxide liner lines the metal liner and covers the dielectric layer. One or more airgaps are formed between the copper filled trenches in areas in which the oxide liner was not present on the dielectric layer. A cap layer is formed on top of the one or more airgaps, the copper filled trenches, and portions of the oxide liner.

Claims (27)

1. A semiconductor device comprising:

a dielectric layer formed on a bottom layer;

metal lines formed in the dielectric layer, wherein a metal liner lines the metal lines;

an oxide liner lining a left side, a right side, and a bottom part of the metal liner, the oxide liner being outside of the metal lines and on top of portions of the dielectric layer, wherein a portion of the oxide liner is underneath the metal lines such that the portion of the oxide liner separates the bottom part of the metal liner from the bottom layer, the portion of the oxide liner being adjacent to both the bottom part of the metal liner and the bottom layer while underneath the metal lines;

one or more airgaps formed between the metal lines, the one or more airgaps corresponding to areas in which part of the oxide liner and the dielectric layer have been removed, wherein the one or more airgaps have sidewalls formed of the oxide liner; and

a cap layer formed on top of the one or more airgaps, the metal lines, and the oxide liner.

2. The semiconductor device of claim 1 , wherein the oxide liner does not touch the metal lines.

3. The semiconductor device of claim 2 , wherein the oxide liner lines the metal liner, without being over a top part of the metal liner.

4. The semiconductor device of claim 1 , wherein locations with no airgaps have the bottom layer, the dielectric layer on top of the bottom layer, the oxide liner on top of the dielectric layer, and the cap layer on top of the oxide liner.

5. The semiconductor device of claim 1 , wherein the one or more airgaps have the bottom layer directly as a floor.

6. The semiconductor device of claim 1 , wherein the one or more airgaps have a wider bottom part than middle part.

7. The semiconductor device of claim 1 , wherein the one or more airgaps have a wider top part than middle part.

8. The semiconductor device of claim 1 , wherein the one or more airgaps have the metal lines as upper sidewalls.

9. The semiconductor device of claim 1 , wherein the one or more airgaps extend longitudinally.

10. An airgap structure comprising:

a dielectric layer formed on an underlying layer;

copper filled trenches in the dielectric layer, a metal liner lining the copper filled trenches, wherein an oxide liner lines a left side, a right side, and a bottom part of the metal liner and covers the dielectric layer, wherein a portion of the oxide liner is underneath the copper filled trenches such that the portion of the oxide liner separates the bottom part of the metal liner from the underlying layer, the portion of the oxide liner being adjacent to both the bottom part of the metal liner and the underlying layer while underneath the copper filled trenches;

one or more airgaps formed between the copper filled trenches in areas in which the oxide liner was not present on the dielectric layer, wherein the one or more airgaps have sidewalls formed of the oxide liner; and

a cap layer on top of the one or more airgaps, the copper filled trenches, and portions of the oxide liner.

11. The structure of claim 10 , wherein covered portions of the dielectric layer remain after the one or more airgaps is formed, and the covered portions of the dielectric layer are covered by the oxide liner.

12. The structure of claim 11 , wherein the covered portions of the dielectric layer support the cap layer.

13. The structure of claim 10 , wherein locations with no airgaps have the underlying layer, the dielectric layer on top of the underlying layer, the oxide liner on top of the dielectric layer, and the cap layer on top of the oxide liner.

14. The structure of claim 10 , wherein the one or more airgaps have the underlying layer as a floor.

15. The structure of claim 10 , wherein the one or more airgaps have a wider bottom part than middle part.

16. The structure of claim 10 , wherein the one or more airgaps have a wider top part than middle part.

17. The structure of claim 10 , wherein the one or more airgaps have the copper filled trenches as upper sidewalls.

18. The structure of claim 10 , wherein the one or more airgaps extend longitudinally.

Assignments (5)
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA, INC.
To: TESSERA LLC
Reel/Frame 073658/0462 →
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA LLC
To: ADEIA SEMICONDUCTOR SOLUTIONS LLC
Reel/Frame 073658/0849 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: TESSERA, INC.
Reel/Frame 051489/0557 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 20, 2016
From: BERGENDAHL, MARC A.; DEMAREST, JAMES J.; PENNY, CHRISTOPHER J.; WASKIEWICZ, CHRISTOPHER J.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 038659/0907 →
Continuity (2)
Division 14944355 · Nov 18, 2015
Related Publication 20170141030A1 · May 18, 2017