IP Library Granted Patent US 10,248,187
Granted Patent B2
US 10,248,187 · App. 15/210,772 · Granted Apr 2, 2019

Asynchronous processor

Inventor: Gopal Raghavan (Thousand Oaks, CA)
Assignee: Eta Compute, Inc.
G06F1/3296G06F1/3203G06F1/324G06F1/329G06F1/3228G06F9/4893Y02D10/172
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,248,187
App. No.
15/210,772
Granted
Apr 2, 2019
Kind
B2
Abstract

There are disclosed asynchronous computing devices and methods of operating asynchronous computing devices. An asynchronous computing device includes an asynchronous processor operative from an operating voltage and a voltage regulator circuit. The asynchronous processor includes a collection of asynchronous logic circuits that are collectively capable of executing stored instructions. The voltage regulator circuit receives a voltage request from the asynchronous processor and outputs the operating voltage to the asynchronous processor as defined by the voltage request.

Claims (52)

1. A computing device, comprising:

an asynchronous processor operative from an operating voltage;

a memory coupled to the asynchronous processor, the memory storing instructions,

the asynchronous processor comprising a collection of asynchronous logic circuits that are collectively capable of executing the stored instructions at an execution speed that is controlled by a voltage level of the operating voltage,

the asynchronous processor to output a voltage request based on one or more predetermined time intervals for completing one or more corresponding tasks; and

a voltage regulator circuit that receives the voltage request from the asynchronous processor and outputs the operating voltage to the asynchronous processor as defined by the voltage request.

2. The computing device of claim 1 , further comprising:

a memory coupled to the asynchronous processor, the memory storing instructions that, when executed by the asynchronous processor, cause the computing device to perform actions including:

scheduling the one or more tasks for execution by the computing device;

selecting a respective operating voltage for each of the one or more tasks; and

sending respective voltage requests to the voltage regulator circuit to cause the voltage regulator circuit to output the respective operating voltage during execution of each of the one or more tasks.

3. The computing device of claim 2 , wherein

scheduling the one or more tasks comprises allocating a respective predetermined time interval for the execution of each of the one or more tasks such that time constraints on all of the one or more tasks are satisfied.

4. The computing device of claim 3 , wherein

selecting a respective operating voltage for each of the one or more tasks comprises selecting, for each task, an operating voltage that causes the execution of the task to be completed within the respective predetermined time interval.

5. The computing device of claim 3 , the actions performed further comprising:

determining, based on a time reference, whether or not all of the time constraints on all of the one or more tasks are satisfied.

6. The computing device of claim 5 , the actions performed further comprising:

when the result of the determining indicates that a time constraint on a particular task of the one or more tasks was not satisfied, adjusting the selected operating voltage for the particular task.

7. The computing device of claim 2 , wherein

the memory comprises static random access memory operative from the operating voltage.

8. The computing device of claim 2 , wherein

the one or more tasks are at least two tasks, and

selecting a respective operating voltage for each of the at least tasks comprises selecting at least two different operating voltages.

9. The computing device of claim 1 , wherein

the asynchronous processor and at least a portion of the voltage regulator circuit are included on the same integrated circuit chip.

10. The computing device of claim 9 , wherein

the asynchronous processor and all of the semiconductor components of the voltage regulator circuit are included on the same integrated circuit chip.

11. The computing device of claim 10 , wherein

the asynchronous processor and all of the components of the voltage regulator circuit are included on the same integrated circuit chip.

12. The computing device of claim 1 , wherein the one or more predetermined time intervals further comprise a portion of one or more predetermined time periods at which the one or more corresponding tasks must be repeated.

13. A method of operating a computing device including an asynchronous processor operative from an operating voltage received from a voltage regulator circuit, the asynchronous processor comprising a collection of asynchronous logic circuits that are collectively capable of executing instructions stored in a memory coupled to the asynchronous processor, the method comprising:

the collection of asynchronous logic circuits collectively executing the stored instructions at an execution speed that is controlled by a voltage level of the operating voltage;

the asynchronous processor providing a voltage request to the voltage regulator circuit that outputs the operating voltage to the asynchronous processor, the voltage request based on one or more predetermined time intervals for completing one or more corresponding tasks; and

the voltage regulator outputting the operating voltage to the asynchronous processor as defined by the voltage request.

14. The method of claim 13 , further comprising:

the asynchronous processor executing stored instructions that cause the computing device to perform actions including:

scheduling the one or more tasks for execution by the computing device;

selecting a respective operating voltage for each of the one or more tasks; and

sending respective voltage requests to the voltage regulator circuit to cause the voltage regulator circuit to output the respective operating voltage during execution of each of the one or more tasks.

15. The method of claim 14 , wherein scheduling the one or more tasks further comprises:

allocating a respective predetermined time interval for the execution of each of the one or more tasks such that time constraints on all of the one or more tasks are satisfied.

16. The method of claim 15 , wherein selecting a respective operating voltage for each of the one or more tasks further comprises:

selecting, for each task, an operating voltage that causes the execution of the task to be completed within the respective predetermined time interval.

17. The method of claim 15 , further comprising:

determining, based on a time reference, whether or not all of the time constraints on all of the one or more tasks are satisfied.

18. The method of claim 17 , further comprising:

when the result of the determining indicates that a time constraint on a particular task of the one or more tasks was not satisfied, adjusting the selected operating voltage for the particular task.

19. The method of claim 14 , wherein

the one or more tasks are at least two tasks, and

selecting a respective operating voltage for each of the at least tasks comprises selecting at least two different operating voltages.

20. The method of claim 13 , wherein the one or more predetermined time intervals further comprise a portion of one or more predetermined time periods at which the one or more corresponding tasks must be repeated.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2024
From: ETA COMPUTE, INC.
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 066232/0020 →
RELEASE OF SECURITY INTEREST Recorded Nov 30, 2023
From: VENTURE LENDING & LEASING IX, INC.; VENTURE LENDING & LEASING VIII, INC.
To: ETA COMPUTE, INC.
Reel/Frame 065724/0500 →
SECURITY INTEREST Recorded Oct 31, 2018
From: ETA COMPUTE, INC.
To: VENTURE LENDING & LEASING IX, INC.; VENTURE LENDING & LEASING VIII, INC.
Reel/Frame 047377/0744 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2016
From: RAGHAVAN, GOPAL
To: ETA COMPUTE, INC.
Reel/Frame 039162/0528 →
Continuity (3)
Continuation 14801010 · Jul 16, 2015
Provisional Application 62025356 · Jul 16, 2014
Related Publication 20160328011A1 · Nov 10, 2016