IP Library Granted Patent US 10,062,626
Granted Patent B2
US 10,062,626 · App. 15/219,511 · Granted Aug 28, 2018

Semiconductor device and manufacturing method thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,062,626
App. No.
15/219,511
Granted
Aug 28, 2018
Kind
B2
Abstract

A semiconductor device and a method of manufacturing a semiconductor device. As a non-limiting example, various aspects of this disclosure provide a stackable semiconductor device with small size and fine pitch and a method of manufacturing thereof.

Claims (68)

1. A method of manufacturing a semiconductor device, the method comprising:

coupling a bottom surface of a semiconductor die to a top surface of a first substrate;

providing a second substrate comprising a metal pillar extending from a bottom surface of the second substrate, wherein the second substrate comprises an insulation member;

coupling a bottom surface of the metal pillar to the top surface of the first substrate; and

after said coupling of the bottom surface of the metal pillar, removing at least a portion of the insulation member.

2. The method of claim 1 , wherein said coupling a bottom surface of the metal pillar to the top surface of the first substrate comprises coupling the bottom surface of the metal pillar to the top surface of the first substrate with an adhesion member.

3. The method of claim 2 , wherein the adhesion member comprises solder.

4. The method of claim 2 , wherein prior to said coupling the bottom surface of the metal pillar, the adhesion member is coupled to the bottom surface of the metal pillar.

5. The method of claim 1 , wherein after said coupling of the bottom surface of the metal pillar, the bottom surface of the metal pillar is lower than a top surface of the semiconductor die.

6. The method of claim 1 , wherein the second substrate comprises a seed layer on a top surface of the insulation member, and comprising after said coupling a bottom surface of the metal pillar to the top surface of the first substrate, removing the seed layer.

7. The method of claim 1 , wherein the provided second substrate comprises a bottom conductive pattern on which the metal pillar is plated.

8. The method of claim 7 , comprising after said coupling a bottom surface of the metal pillar, removing the bottom conductive pattern.

9. A method of manufacturing a semiconductor device, the method comprising:

providing a first assembly comprising:

a first substrate (S1) having a top S1 substrate surface and a bottom S1 substrate surface; and

a semiconductor die having a top die surface, a bottom die surface, and lateral die side surfaces extending between the top and bottom die surfaces, wherein the bottom die surface is coupled to the top S1 substrate surface and covers a die-covered region of the top S1 substrate surface;

providing a second assembly comprising:

a second substrate (S2) having a top S2 substrate surface and a bottom S2 substrate surface;

a plurality of metal pillars, each having a top pillar end coupled to the bottom S2 substrate surface, a bottom pillar end, and a lateral pillar surface extending between the top and bottom pillar ends; and

an insulation member covering at least a portion of each of the lateral pillar surfaces; and

coupling each of the bottom pillar ends to the top S1 substrate surface with a respective adhesion member at a respective position outside the die-covered region,

wherein at least a portion of the insulation member remains as part of the completed semiconductor device.

10. The method of claim 9 , comprising forming an encapsulating material that encapsulates at least a portion of the lateral die side surfaces and at least a portion of each of the lateral pillar surfaces.

11. The method of claim 9 , wherein the second assembly comprises a plurality of top conductive patterns and a plurality of bottom conductive patterns, each of the bottom conductive patterns coupled to a respective one of the metal pillars.

12. The method of claim 11 , wherein after said coupling, at least one of the top conductive patterns is positioned directly above the semiconductor die.

13. The method of claim 9 , wherein prior to said coupling, the adhesion members are each coupled to a respective bottom pillar end.

14. The method of claim 9 , wherein after said coupling, the bottom pillar ends are lower than the top die surface.

15. A method of manufacturing a semiconductor device, the method comprising:

providing a first assembly comprising:

a first substrate (S1) having a top S1 substrate surface and a bottom S1 substrate surface; and

a semiconductor die having a top die surface, a bottom die surface, and lateral die side surfaces extending between the top and bottom die surfaces, wherein the bottom die surface is coupled to the top S1 substrate surface and covers a die-covered region of the top S1 substrate surface;

providing a second assembly comprising:

a second substrate (S2) having a top S2 substrate surface and a bottom S2 substrate surface; and

a plurality of metal pillars, each having a top pillar end coupled to the bottom S2 substrate surface, a bottom pillar end, and a lateral pillar surface extending between the top and bottom pillar ends;

coupling each of the bottom pillar ends to the top S1 substrate surface with a respective adhesion member at a respective position outside the die covered region;

forming an encapsulating material that encapsulates at least a portion of the lateral die side surfaces and at least a portion of each of the lateral pillar surfaces; and

after said forming the encapsulating material, removing the second substrate.

16. The method of claim 15 , wherein:

the second assembly comprises an insulation member covering at least a portion of the lateral pillar surfaces; and

the method comprises after said coupling, removing at least a portion of the insulation member.

17. The method of claim 15 , wherein after said coupling, the bottom pillar ends are lower than the top die surface.

18. The method of claim 15 , wherein prior to said coupling, each of the respective adhesion members is coupled to its respective bottom pillar end.

19. A method of manufacturing a semiconductor device, the method comprising:

providing a first assembly comprising:

a first substrate (S1) having a top S1 substrate surface and a bottom S1 substrate surface; and

a semiconductor die having a top die surface, a bottom die surface, and lateral die side surfaces extending between the top and bottom die surfaces, wherein the bottom die surface is coupled to the top S1 substrate surface and covers a die-covered region of the top S1 substrate surface;

providing a second assembly comprising:

a second substrate (S2) having a top S2 substrate surface and a bottom S2 substrate surface; and

a plurality of metal pillars, each having a top pillar end coupled to the bottom S2 substrate surface, a bottom pillar end, and a lateral pillar surface extending between the top and bottom pillar ends;

coupling each of the bottom pillar ends to the top S1 substrate surface with a respective adhesion member at a respective position outside the die-covered region;

forming an encapsulating material that encapsulates at least a portion of the lateral die side surfaces and at least a portion of each of the lateral pillar surfaces; and

after said forming the encapsulating material, removing a top portion of the second assembly such that, after said removing, the respective top pillar end of each of the metal pillars is coplanar with the top die surface and a top surface of the encapsulating material.

20. The method of claim 19 , wherein:

the second assembly comprises an insulation member covering at least a portion of the lateral pillar surfaces; and

the method comprises after said coupling, removing at least a portion of the insulation member.

21. The method of claim 19 , wherein after said coupling, the bottom pillar ends are lower than the top die surface.

22. The method of claim 19 , wherein prior to said coupling, each of the respective adhesion members is coupled to its respective bottom pillar end.

23. A method of manufacturing a semiconductor device, the method comprising:

providing a first assembly comprising:

a first substrate (S1) having a top S1 substrate surface and a bottom S1 substrate surface; and

a semiconductor die having a top die surface, a bottom die surface, and lateral die side surfaces extending between the top and bottom die surfaces, wherein the bottom die surface is coupled to the top S1 substrate surface and covers a die-covered region of the top S1 substrate surface;

providing a second assembly comprising:

a second substrate (S2) having a top S2 substrate surface and a bottom S2 substrate surface; and

a plurality of metal pillars, each having a top pillar end coupled to the bottom S2 substrate, surface, a bottom pillar end, and a lateral pillar surface extending between the top and bottom pillar ends; and

coupling each of the bottom pillar ends to the top S1 substrate surface with a respective adhesion member at a respective position outside the die-covered region,

wherein after said coupling, there is no gap between the top die surface and the second assembly.

24. The method of claim 23 , wherein after said coupling, the bottom pillar ends are lower than the top die surface.

25. The method of claim 23 , wherein prior to said coupling, each of the respective adhesion members is coupled to its respective bottom pillar end.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 12, 2020
From: AMKOR TECHNOLOGY, INC.
To: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE.LTD.
Reel/Frame 054046/0673 →
SECURITY INTEREST Recorded Aug 1, 2018
From: AMKOR TECHNOLOGY, INC.
To: BANK OF AMERICA, N.A., AS AGENT
Reel/Frame 046683/0139 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 7, 2016
From: KHIM, JIN YOUNG; CHUNG, JI YOUNG; YOON, JU HOON; AHN, KWANG WOONG; LIM, HO JEONG; LEE, TAE YONG; BAE, JAE MIN
To: AMKOR TECHNOLOGY, INC.
Reel/Frame 040843/0147 →