IP Library › Granted Patent US 10,038,024
Granted Patent B2
US 10,038,024 · App. 15/228,860 · Granted Jul 31, 2018

Semiconductor device, fabrication method for a semiconductor device and electronic apparatus

Inventors: Yoshihisa Kagawa (Kanagawa, JP); Kenichi Aoyagi (Kanagawa, JP); Yoshiya Hagimoto (Kanagawa, JP); Nobutoshi Fujii (Kanagawa, JP)
Assignee: Sony Corporation
H01L27/14636H01L21/7684H01L21/76807H01L21/76841H01L21/76843H01L23/528H01L23/5283H01L23/53223H01L23/53238H01L23/53266H01L23/53295H01L23/564H01L24/03H01L24/05H01L24/06H01L24/08H01L24/80H01L24/83H01L27/1464H01L27/1469H01L27/14609H01L27/14621H01L27/14625H01L27/14645H04N5/369H01L23/481H01L27/0688H01L2221/1031H01L2224/02245H01L2224/0508H01L2224/05027H01L2224/05124H01L2224/05147H01L2224/05166H01L2224/05181H01L2224/05546H01L2224/05547H01L2224/05571H01L2224/05573H01L2224/05578H01L2224/05647H01L2224/05686H01L2224/08121H01L2224/08145H01L2224/0903H01L2224/80011H01L2224/80013H01L2224/80091H01L2224/80097H01L2224/80203H01L2224/80345H01L2224/80357H01L2224/80895H01L2224/80896H01L2224/83345H01L2924/00014H01L2924/12043H01L2924/13091
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,038,024
App. No.
15/228,860
Granted
Jul 31, 2018
Kind
B2
Abstract

Disclosed herein is a semiconductor device, including: a first substrate including a first electrode, and a first insulating film configured from a diffusion preventing material for the first electrode and covering a periphery of the first electrode, the first electrode and the first insulating film cooperating with each other to configure a bonding face; and a second substrate bonded to and provided on the first substrate and including a second electrode joined to the first electrode, and a second insulating film configured from a diffusion preventing material for the second electrode and covering a periphery of the second electrode, the second electrode and the second insulating film cooperating with each other to configure a bonding face to the first substrate.

Claims (24)

1. A solid-state imaging device comprising:

a first semiconductor substrate including a pixel array having a photoelectric conversion portion and a first multilayer wiring layer having a first connecting interconnect embedded in a first insulating layer; and

a second semiconductor substrate including a logic circuit and a second multilayer wiring layer having a second connecting interconnect embedded in a second insulating layer,

wherein the first semiconductor substrate and the second semiconductor substrate are connected to one another such that the first multilayer wiring layer and the second multilayer wiring layer are opposed to one another and are connected to one another via the first connecting interconnect and the second connecting interconnect, wherein at least a portion of the first connecting interconnect and at least a portion of the second connecting interconnect are disposed under the photoelectric conversion portion in a light incident direction, wherein the first connecting interconnect includes a first electrode, wherein the second connecting interconnect includes a second electrode, and wherein a bonding face area of the first electrode is less than a bonding face area of the second electrode, and wherein the first and second electrodes are electrically connected to the photoelectric conversion portion.

2. The solid-state imaging device of claim 1 , wherein a bonding face of the first semiconductor substrate includes a surface of the first connecting interconnect and a surface of the first insulating layer.

3. The solid-state imaging device of claim 2 , wherein a bonding face of the second semiconductor substrate includes a surface of the second connecting interconnect and a surface of the second insulating layer.

4. The solid-state imaging device of claim 1 , wherein the pixel array includes a plurality of photoelectric conversion portions.

5. The solid-state imaging device of claim 4 , further comprising:

a plurality of first electrodes, and

a plurality of second electrodes, wherein one first electrode and one second electrode are provided for each photoelectric conversion portion in the plurality of photoelectric conversion portions.

6. The solid-state imaging device of claim 5 , wherein each photoelectric conversion portion in the plurality of photoelectric conversion portions is connected to a wiring line in the first multilayer wiring layer.

7. The solid-state imaging device of claim 6 , wherein a protection film is formed on a first face side of the first semiconductor substrate.

8. The solid-state imaging device of claim 7 , wherein a color filter layer is disposed on the protection film.

9. The solid-state imaging device of claim 8 , wherein on-chip lenses are disposed on the color filter layer.

10. The solid-state imaging device of claim 1 , wherein the first connecting interconnect is formed from Cu.

11. The solid-state imaging device of claim 10 , wherein the second connecting interconnect is formed from Cu.

12. A solid-state imaging device comprising:

a first semiconductor substrate including a pixel array having a photoelectric conversion portion and a first multilayer wiring layer having a first connecting interconnect embedded in a first insulating layer; and

a second semiconductor substrate including a logic circuit and a second multilayer wiring layer having a second connecting interconnect embedded in a second insulating layer,

wherein the first semiconductor substrate and the second semiconductor substrate are connected to one another such that the first multilayer wiring layer and the second multilayer wiring layer are opposed to one another and are connected to one another via the first connecting interconnect and the second connecting interconnect, wherein at least a portion of the first connecting interconnect and at least a portion of the second connecting interconnect are disposed under the photoelectric conversion portion in a light incident direction, and wherein the first insulating layer and the second insulating layer are formed, from polyallyl ether.

13. The solid-state imaging device of claim 1 , the first insulating layer and the second insulating layer are formed from one of SiN, SiCN, SiON SiC and an organic resin material.

14. The solid-state imaging device of claim 1 , the first insulating layer and the second insulating layer are formed from at least two of SiN, SiCN, SiON SiC and an organic resin material.

15. The solid-state imaging device of claim 1 , further comprising:

an on-chip lens, wherein the photoelectric conversion portion is between the on-chip lens and the at least a portion of the first connecting interconnect.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 11, 2021
From: KAGAWA, YOSHIHISA; AOYAGI, KENICHI; HAGIMOTO, YOSHIYA; FUJII, NOBUTOSHI
To: SONY CORPORATION
Reel/Frame 056508/0762 →
Priority Claims (5)
JP 2011-148883 · Jul 5, 2011 · national
JP 2011-168021 · Aug 1, 2011 · national
JP 2011-170666 · Aug 4, 2011 · national
JP 2011-210142 · Sep 27, 2011 · national
JP 2012-006356 · Jan 16, 2012 · national
Continuity (4)
Continuation 14718942 · May 21, 2015
Division 14467852 · Aug 25, 2014
Division 13533526 · Jun 26, 2012
Related Publication 20160343762A1 · Nov 24, 2016