IP Library Granted Patent US 9,859,306
Granted Patent B2
US 9,859,306 · App. 15/238,010 · Granted Jan 2, 2018

Thin film transistor, method for manufacturing the same, and semiconductor device

Inventors: Toshikazu Kondo (Atsugi, JP); Hideyuki Kishida (Atsugi, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L27/1225H01L21/0262H01L21/02565H01L21/02614H01L21/02631H01L21/477H01L27/124H01L27/1222H01L27/1248H01L27/1255H01L27/1259H01L29/24H01L29/45H01L29/458H01L29/4908H01L29/66765H01L29/66969H01L29/7869H01L29/78603H01L29/78606H01L29/78618H01L29/78663H01L29/78678H01L29/78693H01L21/02554
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,859,306
App. No.
15/238,010
Granted
Jan 2, 2018
Kind
B2
Abstract

In a thin film transistor, an increase in off current or negative shift of the threshold voltage is prevented. In the thin film transistor, a buffer layer is provided between an oxide semiconductor layer and each of a source electrode layer and a drain electrode layer. The buffer layer includes a metal oxide layer which is an insulator or a semiconductor over a middle portion of the oxide semiconductor layer. The metal oxide layer functions as a protective layer for suppressing incorporation of impurities into the oxide semiconductor layer. Therefore, in the thin film transistor, an increase in off current or negative shift of the threshold voltage can be prevented.

Claims (21)

1. A semiconductor device comprising:

a gate electrode and a capacitor wiring over a substrate;

a gate insulating layer over and in contact with the gate electrode and the capacitor wiring;

an oxide semiconductor layer over the gate insulating layer;

a first electrode layer and a second electrode layer in electrical contact with the oxide semiconductor layer;

an interlayer insulating layer over the oxide semiconductor layer, the first electrode layer and the second electrode layer; and

a pixel electrode over the interlayer insulating layer and in direct contact with the second electrode layer,

wherein the capacitor wiring is overlapped with the first electrode layer and the pixel electrode.

2. The semiconductor device according to claim 1 , further comprising a metal oxide layer over the oxide semiconductor layer.

3. The semiconductor device according to claim 1 , wherein the gate electrode and the capacitor wiring contain copper.

4. A semiconductor device comprising:

a gate electrode and a capacitor wiring over a substrate;

a gate insulating layer over and in contact with the gate electrode and the capacitor wiring;

an oxide semiconductor layer over the gate insulating layer;

a first electrode layer and a second electrode layer in electrical contact with the oxide semiconductor layer;

an interlayer insulating layer over the oxide semiconductor layer, the first electrode layer and the second electrode layer; and

a pixel electrode over the interlayer insulating layer and in electrical direct contact with the second electrode layer,

wherein the capacitor wiring is overlapped with the first electrode layer and the pixel electrode, and

wherein the capacitor wiring extends beyond an end portion of the first electrode layer.

5. The semiconductor device according to claim 4 , further comprising a metal oxide layer over the oxide semiconductor layer.

6. The semiconductor device according to claim 4 , wherein the gate electrode and the capacitor wiring contain copper.

Priority Claims (1)
JP 2009-037912 · Feb 20, 2009 · national
Continuity (7)
Continuation 14942376 · Nov 16, 2015
Continuation 14626150 · Feb 19, 2015
Continuation 14148307 · Jan 6, 2014
Continuation 13736344 · Jan 8, 2013
Continuation 13558638 · Jul 26, 2012
Division 12699080 · Feb 3, 2010
Related Publication 20160358945A1 · Dec 8, 2016