IP Library Granted Patent US 9,923,046
Granted Patent B1
US 9,923,046 · App. 15/271,730 · Granted Mar 20, 2018

Semiconductor device resistor structure

Inventors: Hui Zang (Guilderland, NY); Josef S. Watts (Stillwater, NY); Shesh M. Pandey (Saratoga Springs, NY)
Assignee: GLOBALFOUNDRIES INC.
H01L28/20H01L21/02164H01L21/02181H01L21/02532H01L21/02579H01L21/02595H01L21/32055H01L27/0629
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,923,046
App. No.
15/271,730
Granted
Mar 20, 2018
Kind
B1
Abstract

A resistor body is separated from a doped well in a substrate by a resistor dielectric material layer. The doped well is defined by at least one doped region and can include a dopant gradient in the doped well to reduce parasitic capacitance of the resistor structure while retaining heat dissipation properties of the substrate. The resistor body is formed in a cavity in a dielectric layer deposited on the substrate, which deposition can be part of a concurrent fabrication, such as part of forming shallow trench isolations, and the cavity can be lined with the resistor dielectric material.

Claims (24)

1. A resistor structure comprising:

at least one resistor body;

a resistor dielectric material below the at least one resistor body;

a first semiconductor layer of a first semiconductor material below the resistor dielectric material and the at least one resistor body, the resistor dielectric material being on a top surface of the first semiconductor layer;

a well in the first semiconductor layer below the resistor dielectric material, the well including at least one doped region of the first semiconductor layer below the at least one resistor body; and

a first dopant disposed in the well in each of the at least one doped region, a type of the first dopant and at least one concentration of the first dopant being selected to provide a depletion region in the well at an operating voltage of the resistor structure;

wherein the first dopant is at a first concentration at a first distance from a top surface of the well and is at a second concentration at a second distance from the top surface of the well, the second distance being larger than the first distance.

2. The resistor structure of claim 1 , wherein the first concentration is higher than the second concentration.

3. The resistor structure of claim 1 , wherein the resistor dielectric material includes at least one of silicon dioxide (SiO 2 ) or hafnium oxide (HfO 2 ).

4. The resistor structure of claim 1 , wherein each resistor body includes a doped semiconductor material.

5. The resistor structure of claim 4 , wherein the doped semiconductor material includes polysilicon.

6. The resistor structure of claim 1 , further comprising an insulative layer on the first semiconductor layer, a plurality of cavities formed in the insulative layer and extending from a surface of the insulative layer to a surface of the first semiconductor layer, the plurality of cavities including at least one resistor cavity over the well, and each of the at least one resistor body is in a respective resistor cavity.

7. The resistor structure of claim 6 , wherein each resistor cavity is lined with the resistor dielectric material.

8. A semiconductor device resistor structure comprising:

a first semiconductor layer including a first semiconductor material;

a well defined in the first semiconductor layer by at least one doped region in the first semiconductor layer;

a first dopant in each doped region of the at least one doped region of the well, the first dopant being present at a first concentration at a first distance from a surface of the well and at a second concentration at a second distance from the surface of the well that is larger than the first distance;

an electrically insulative support layer on the first semiconductor layer;

a plurality of cavities formed in the support layer and extending from a surface of the support layer to a surface of the first semiconductor layer; and

at least one resistor body each formed over the well in a respective resistor cavity of the plurality of cavities.

9. The semiconductor device resistor structure of claim 8 , further comprising an electrically insulative resistor dielectric layer of a second electrically insulative material deposited at least between the surface of the first semiconductor layer and each resistor body.

10. The semiconductor device resistor structure of claim 9 , wherein the second electrically insulative material includes at least one of silicon dioxide (SiO 2 ) or hafnium oxide (HfO 2 ).

11. The semiconductor device resistor structure of claim 9 , wherein the second electrically insulative material includes a gate dielectric material.

12. The semiconductor device resistor structure of claim 8 , wherein each resistor body includes doped polysilicon.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded May 12, 2021
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 056987/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 20, 2020
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES INC.
Reel/Frame 054636/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2020
From: GLOBALFOUNDRIES INC.
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 054633/0001 →
SECURITY AGREEMENT Recorded Nov 29, 2018
From: GLOBALFOUNDRIES INC.
To: WILMINGTON TRUST, NATIONAL ASSOCIATION
Reel/Frame 049490/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 22, 2016
From: ZANG, HUI; WATTS, JOSEF S.; PANDEY, SHESH M.
To: GLOBALFOUNDRIES INC.
Reel/Frame 039823/0732 →