IP Library Granted Patent US 9,786,767
Granted Patent B2
US 9,786,767 · App. 15/294,391 · Granted Oct 10, 2017

Air gap contact formation for reducing parasitic capacitance

Inventor: Effendi Leobandung (Stormville, NY)
Assignee: International Business Machines Corporation
H01L29/66795H01L21/30604H01L21/764H01L21/7682H01L21/76895H01L21/76897H01L23/535H01L29/0847H01L29/4238H01L29/42368H01L29/7851H01L23/5222H01L2221/1063
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,786,767
App. No.
15/294,391
Granted
Oct 10, 2017
Kind
B2
Abstract

A functional gate structure is located on a surface of a semiconductor material portion and including a U-shaped gate dielectric portion and a gate conductor portion. A source region is located on one side of the functional gate structure, and a drain region is located on another side of the functional gate structure. The source region and drain region both have a topmost surface that is above a topmost surface of the semiconductor material portion and another surface that touches a portion of the U-shaped gate dielectric. A contact structure is located on the topmost surface of the source region and/or the drain region. A middle-of-the-line air gap contact is located between the contact structure and the functional gate structure and above at least one of the source region and the drain region. The middle-of-the-line air gap contact is sealed by a portion of a conformal dielectric material.

Claims (19)

1. A semiconductor structure comprising:

a functional gate structure located on a surface of a semiconductor material portion and including a U-shaped gate dielectric portion and a gate conductor portion, wherein sidewall surfaces of said semiconductor material portion are vertically aligned with sidewall surfaces of said functional gate structure;

a source region located on one side of the functional gate structure, wherein said source region has a topmost surface that is above a topmost surface of said semiconductor material portion and another surface that touches a portion of said U-shaped gate dielectric;

a drain region located on another side of the functional gate structure, said drain region has a topmost surface that is above a topmost surface of said semiconductor material portion and another surface that touches a portion of said U-shaped gate dielectric;

a contact structure located on said topmost surface of said at least one of said source region and said drain region; and

a middle-of-the-line air gap contact located between said contact structure and said functional gate structure and above at least one of said source region and said drain region, wherein said middle-of-the-line air gap contact is sealed by a portion of a conformal dielectric material.

2. The semiconductor structure of claim 1 , wherein said semiconductor material portion comprises a semiconductor fin, and said functional gate structure straddles said semiconductor fin.

3. The semiconductor structure of claim 1 , wherein said source region and said drain region comprise a semiconductor material having an epitaxial relationship with a surface of said semiconductor material portion.

4. The semiconductor structure of claim 1 , wherein said functional gate structure further includes a gate cap portion located on a topmost surface of said gate conductor portion.

5. The semiconductor structure of claim 1 , wherein said contact structure comprises a contact metal liner and a contact metal portion, wherein said contact metal liner and said contact metal portion have topmost surfaces that are coplanar with each other.

6. The semiconductor structure of claim 5 , wherein said topmost surfaces of said contact metal liner and said contact metal portion are located above a topmost portion of said middle-of-the-line air gap contact.

7. The semiconductor structure of claim 1 , wherein other portions of said conformal dielectric material extend above said contact structure and said functional gate structure.

8. The semiconductor structure of claim 1 , wherein said semiconductor material portion is located on a surface of an insulator layer.

9. The semiconductor structure of claim 1 , wherein a planarizing dielectric material is located above one of said source region or said drain region not including said contact structure and said middle-of-the-line air cap contact.

10. The semiconductor structure of claim 1 , wherein said U-shaped gate dielectric portion comprises a dielectric material having a dielectric constant greater than silicon dioxide.

11. The semiconductor structure of claim 1 , wherein each of said source region and said drain region has a faceted surface.

12. The semiconductor structure of claim 1 , wherein said middle-of-the-line air gap contact comprises a sealed air gap.

13. The semiconductor structure of claim 1 , wherein a topmost surface of said middle-of-the-line air gap contact is coplanar with a topmost surface of both said U-shaped gate dielectric portion and said gate conductor portion.

14. The semiconductor structure of claim 1 , wherein said semiconductor material portion is located on a surface of a remaining portion of a bulk semiconductor substrate, wherein said semiconductor material portion and said remaining portion of said bulk semiconductor substrate comprise a same semiconductor material.

Assignments (5)
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA, INC.
To: TESSERA LLC
Reel/Frame 073658/0462 →
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA LLC
To: ADEIA SEMICONDUCTOR SOLUTIONS LLC
Reel/Frame 073658/0849 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: TESSERA, INC.
Reel/Frame 051489/0557 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 14, 2016
From: LEOBANDUNG, EFFENDI
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 040023/0278 →
Continuity (2)
Continuation 14643011 · Mar 10, 2015
Related Publication 20170033223A1 · Feb 2, 2017