IP Library Granted Patent US 9,704,740
Granted Patent B2
US 9,704,740 · App. 15/336,565 · Granted Jul 11, 2017

Semiconductor device having insulating layers containing oxygen and a barrier layer containing manganese

Inventors: Hirosato Ochimizu (Kawasaki, JP); Atsuhiro Tsukune (Kawasaki, JP); Hiroshi Kudo (Kawasaki, JP)
Assignee: FUJITSU SEMICONDUCTOR LIMITED
H01L21/76807H01L21/76831H01L21/76843H01L21/76846H01L21/76864H01L21/76867H01L21/76873H01L21/76879H01L23/528H01L23/5226H01L23/5329H01L23/53238H01L23/53295H01L2224/05149H01L2224/05649H01L2224/29149H01L2224/29649H01L2224/80449H01L2224/81449H01L2224/83449H01L2224/84449H01L2224/85449H01L2924/0002H01L2924/01025
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,704,740
App. No.
15/336,565
Granted
Jul 11, 2017
Kind
B2
Abstract

A semiconductor device includes an insulating layer formed over a semiconductor substrate, the insulating layer including oxygen, a first wire formed in the insulating layer, and a second wire formed in the insulating layer over the first wire and containing manganese, oxygen, and copper, the second wire having a projection portion formed in the insulating layer and extending downwardly but spaced apart from the first wire.

Claims (18)

1. A method of manufacturing a semiconductor device comprising:

forming a first insulating layer over a semiconductor substrate, the insulating layer containing oxygen;

forming a first wire in the first insulating layer;

forming a second insulating layer over the first insulating layer and the first wire, the second insulating layer containing oxygen;

selectively removing the second insulating layer to form a first groove and a second groove over the first insulating layer;

selectively removing the second insulating layer on the inner wall of the first groove to form a first opening exposing the first wire formed under the first groove;

forming a first metal layer over the inner wall of the first groove, the second groove and the first opening, the first metal layer containing manganese;

forming a second metal layer in the first groove, the second groove and the first opening, the second metal layer containing copper;

forming, in the second groove, a plurality of oxide structures which projects from a bottom portion of the second groove; and

performing a heat treatment to form a barrier layer between the second metal layer and the second insulating layer, the barrier layer containing manganese oxide.

2. A method according to claim 1 , wherein the plurality of oxide structures are provided in parallel with each other.

3. A method according to claim 1 , wherein the plurality of oxide structures are formed of an insulating material.

4. A method according to claim 1 , wherein the plurality of oxide structures are in contact with the barrier layer at the bottom portion of the second groove and sidewalls of the plurality of oxide structures are not in contact with the barrier layer at a sidewall portion of the second groove.

5. A method according to claim 1 , further comprising:

forming a third groove over a portion of the first insulating layer where the first wire is not formed in the process of the selectively removing the second insulating layer to form the first groove and the second groove; and

forming, in the third groove, a second opening extending downwardly from a bottom portion of the third groove in the process of the selectively removing the second insulating layer on the inner wall of the first groove to form the first opening.

6. A method according to claim 5 , wherein a third opening is formed in the third groove which extends downwardly from the bottom portion of the third groove.

7. A method according to claim 6 , wherein a width of the second opening and a width of the third opening are different from each other.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 28, 2017
From: OCHIMIZU, HIROSATO; TSUKUNE, ATSUHIRO; KUDO, HIROSHI
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 041761/0063 →
Priority Claims (1)
JP 2008-209121 · Aug 15, 2008 · national
Continuity (3)
Division 14459433 · Aug 14, 2014
Division 12535489 · Aug 4, 2009
Related Publication 20170047246A1 · Feb 16, 2017