IP Library Granted Patent US 12,009,343
Granted Patent B1
US 12,009,343 · App. 15/347,545 · Granted Jun 11, 2024

Stackable package and method

Inventors: Robert Francis Darveaux (Gilbert, AZ); Roger D. St. Amand (Tempe, AZ); Vladimir Perelman (Fremont, CA)
Assignee: Amkor Technology Singapore Holding Pte. Ltd.
H01L25/0657H01L21/563H01L23/3121H01L24/11H01L24/17H01L25/50H01L2224/48091H01L2225/0651H01L2225/0652H01L2225/06548H01L2225/06589
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,009,343
App. No.
15/347,545
Granted
Jun 11, 2024
Kind
B1
Abstract

A stackable package is placed within a mold during an encapsulation operation. A compliant surface, e.g., of a compliant film, of the mold is pressed down on upper interconnection balls of the stackable package to force upper portions of the upper interconnection balls into the mold. However, lower portions of the upper interconnection balls are exposed within a space between the compliant surface and a substrate of the stackable package. The space is filled with a dielectric material to form a package body. The package body is formed while at the same time exposing the upper portions of upper interconnection balls from the package body in a single encapsulation operation. By avoiding selective removal of the package body to expose the upper interconnection balls, the number of operations as well as cost to manufacture the stackable package is minimized.

Claims (38)

1. An electronic package comprising:

a substrate;

a first terminal on a first surface of the substrate;

an electronic component on the first surface of the substrate and coupled to the first terminal;

a second terminal on the first surface of the substrate;

a cylindrical interconnection structure on the first surface of the substrate and coupled to the second terminal; and

a package body on the first surface of the substrate and surrounding at least a portion of the cylindrical interconnection structure,

wherein the package body comprises a molded encapsulating material that directly contacts a plurality of lateral surfaces of the electronic component, and

wherein the cylindrical interconnection structure is laterally surrounded by the molded encapsulating material and comprises a copper column comprising:

a lower column portion that extends below a lowermost bottom surface of the molded encapsulating material, wherein no portion of the molded encapsulating material is below a lowermost side of the lower column portion; and

an upper column portion that protrudes upward from a top surface of the molded encapsulating material.

2. The electronic package of claim 1 , wherein the copper column comprises an uppermost surface that is substantially flat and free of connection with an upper electronic component.

3. The electronic package of claim 1 , wherein the copper column comprises plated copper.

4. The electronic package of claim 1 , comprising solder covering a top surface of the cylindrical interconnection structure.

5. The electronic package of claim 1 , wherein the package body is free of metal.

6. The electronic package of claim 1 , wherein the cylindrical interconnection structure comprises only the copper column.

7. The electronic package of claim 1 , wherein a top surface of the cylindrical interconnection structure is substantially flat when not connected to another electronic package.

8. The electronic package of claim 1 , wherein at least part of the upper column portion comprises a straight side surface that is orthogonal to the first surface of the substrate.

9. A method of manufacturing an electronic package, the method comprising:

providing a substrate comprising:

a first terminal on a first surface of the substrate; and

a second terminal on the first surface of the substrate;

providing an electronic component on the first surface of the substrate and coupled to the first terminal;

providing a cylindrical interconnection structure on the first surface of the substrate and coupled to the second terminal; and

providing a package body on the first surface of the substrate and surrounding at least a portion of the cylindrical interconnection structure,

wherein the package body comprises a molded encapsulating material that directly contacts a plurality of lateral surfaces of the electronic component, and

wherein the cylindrical interconnection structure is laterally surrounded by the molded encapsulating material and comprises a copper column comprising:

a lower column portion that extends below a lowermost bottom surface of the molded encapsulating material, wherein no portion of the molded encapsulating material is below a lowermost side of the lower column portion; and

an upper column portion that protrudes upward from a top surface of the molded encapsulating material.

10. The method of claim 9 , wherein the copper column comprises an uppermost surface that is substantially flat and free of connection with an upper electronic component.

11. The method of claim 9 , wherein the package body is free of metal.

12. The method of claim 9 , wherein the cylindrical interconnection structure comprises only the copper column.

13. The method of claim 9 , wherein a top surface of the cylindrical interconnection structure is substantially flat when not connected to another electronic package.

14. The method of claim 9 , wherein at least part of the upper column portion comprises a straight side surface that is orthogonal to the first surface of the substrate.

15. The method of claim 9 , wherein said providing the cylindrical interconnection structure comprises plating the copper column.

16. The method of claim 9 , comprising forming solder covering a top surface of the cylindrical interconnection structure.

17. The method of claim 9 , comprising providing a solder mask on the first surface of the substrate, wherein the lowermost bottom surface of the molded encapsulating material directly contacts the solder mask.

18. The electronic package of claim 1 , comprising a solder mask on the first surface of the substrate, wherein the lowermost bottom surface of the molded encapsulating material directly contacts the solder mask.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 12, 2020
From: AMKOR TECHNOLOGY, INC.
To: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE.LTD.
Reel/Frame 054046/0673 →
SECURITY INTEREST Recorded Aug 1, 2018
From: AMKOR TECHNOLOGY, INC.
To: BANK OF AMERICA, N.A., AS AGENT
Reel/Frame 046683/0139 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 11, 2016
From: DARVEAUX, ROBERT FRANCIS; ST. AMAND, ROGER D.; PERELMAN, VLADIMIR
To: AMKOR TECHNOLOGY, INC.
Reel/Frame 040603/0682 →
Continuity (2)
Continuation 13912540 · Jun 7, 2013
Continuation 12917185 · Nov 1, 2010