IP Library Granted Patent US 10,373,888
Granted Patent B2
US 10,373,888 · App. 15/395,985 · Granted Aug 6, 2019

Electronic package assembly with compact die placement

Inventors: Eric J. Li (Chandler, AZ); Vipul V. Mehta (Chandler, AZ); Digvijay A. Raorane (Chandler, AZ)
Assignee: Intel Corporation
H01L23/3135H01L21/563H01L23/3121H01L23/3142H01L24/17H01L24/81H01L25/0655H01L2224/16113H01L2224/16225H01L2924/1304H01L2924/1815
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,373,888
App. No.
15/395,985
Granted
Aug 6, 2019
Kind
B2
Abstract

An electronic package assembly is disclosed. A substrate can have an upper surface area. A first active die can have an upper surface area and a bottom surface, the bottom surface operably coupled to the substrate. A second active die can have an upper surface area and a bottom surface, the bottom surface operably coupled to the substrate. A capillary underfill material can at least partially encapsulate the bottom surface of the first active die and the second active die and extend upwardly upon inside side surfaces of the first and second active dies. A combined area of the upper surface area of the first active die and an upper surface area of the second active die is at least about 90% of the upper surface area of the substrate.

Claims (21)

1. An electronic package assembly, comprising:

a substrate having an upper surface area;

a first active die having an upper surface area and a bottom surface, the bottom surface operably coupled to the substrate;

a second active die having an upper surface area and a bottom surface, the bottom surface operably coupled to the substrate; and

a capillary underfill material, at least partially encapsulating the bottom surface of the first active die and the second active die and extending upwardly upon inside side surfaces of the first and second active dies;

a combined area of the upper surface area of the first active die and an upper surface area of the second active die being at least about 90% of the upper surface area of the substrate;

wherein either:

the electronic package assembly further comprises an encapsulant, at least partially encapsulating the first active die, the second active die and the capillary underfill material; or

the first active die and the substrate each include an outer side separated from one another by an outer gap, and wherein the capillary underfill material adjacent the outer side of the first active die extends into the outer gap substantially level with an upper surface of the first active die.

2. The electronic package assembly of claim 1 , wherein the combined area of the upper surface area of the first active die and an upper surface area of the second active die is at least about 95% of the upper surface area of the substrate.

3. The electronic package assembly of claim 1 , wherein the substrate comprises an active die.

4. The electronic package assembly of claim 1 , further comprising an inner gap defined between adjacent inner sides of the first and second active dies, and wherein the inner gap is less than about 200 μm.

5. The electronic package assembly of claim 4 , wherein the inner gap is less than about 100 μm.

6. The electronic package assembly of claim 4 , wherein the capillary underfill material substantially fills the inner gap.

7. The electronic package assembly of claim 1 , wherein the capillary underfill material is applied between adjacent edges of upper surfaces of the first and second active dies.

8. The electronic package assembly of claim 1 , further comprising an outer gap defined between an outer side of the first active die and an outer side of the substrate, and wherein the outer gap is less than about 200 μm.

9. The electronic package assembly of claim 8 , wherein the outer gap is less than about 100 μm.

10. The electronic package assembly of claim 1 , further comprising an encapsulant, at least partially encapsulating the first active die, the second active die and the capillary underfill material.

11. The electronic package assembly of claim 1 , wherein the first active die and the substrate each include an outer side separated from one another by an outer gap, and wherein the capillary underfill material adjacent the outer side of the first active die extends into the outer gap substantially level with an upper surface of the first active die.

12. The electronic package assembly of claim 11 , wherein the capillary underfill material in the outer gap adjacent the outer side of the first active die has a cross-section shaped as a truncated triangle.

13. The electronic package assembly of claim 12 , further comprising an encapsulant disposed adjacent the capillary underfill material in the outer gap, the encapsulant having a cross-section shaped as an inverted triangle.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 15, 2022
From: INTEL CORPORATION
To: TAHOE RESEARCH, LTD.
Reel/Frame 061175/0176 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 18, 2020
From: LI, ERIC J.; MEHTA, VIPAL V.; RAORANE, DIGVIJAY A.
To: INTEL CORPORATION
Reel/Frame 052694/0636 →
Continuity (1)
Related Publication 20180190560A1 · Jul 5, 2018