IP Library Granted Patent US 9,959,931
Granted Patent B2
US 9,959,931 · App. 15/440,430 · Granted May 1, 2018

Programming a memory device in response to its program history

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,959,931
App. No.
15/440,430
Granted
May 1, 2018
Kind
B2
Abstract

A method includes determining, internal to a memory device, a number of program pulses required to program a sample of memory cells of the memory device during a first programming operation, comparing the determined number of program pulses required to program the sample of memory cells of the memory device to a target number of program pulses, and adjusting a program starting voltage level of one or more program pulses applied to one or more memory cells of the sample of memory cells during a second programming operation subsequent to the first programming operation when the determined number of program pulses required to program the sample of memory cells in the first programming operation is different than the target number so that the number of program pulses applied during the second programming operation tends toward the target number.

Claims (31)

1. A method of programming a memory device, comprising:

determining, internal to the memory device, a number of program pulses required to program a sample of memory cells of the memory device during a first programming operation;

comparing the determined number of program pulses required to program the sample of memory cells of the memory device to a target number of program pulses; and

adjusting a program starting voltage level of one or more program pulses applied to one or more memory cells of the sample of memory cells during a second programming operation subsequent to the first programming operation when the determined number of program pulses required to program the sample of memory cells during the first programming operation is different than the target number so that the number of program pulses applied during the second programming operation tends toward the target number.

2. The method of claim 1 , wherein determining, internal to the memory device, the number of program pulses required to program the sample of memory cells of the memory device during the first programming operation comprises a sampling circuit of the memory device determining the number of program pulses required to program the sample of memory cells of the memory device during the first programming operation.

3. The method of claim 1 , wherein the sample comprises one or more targeted memory cells from each of a plurality of word lines.

4. The method of claim 1 , wherein the sample comprises a single page of memory cells.

5. The method of claim 1 , wherein determining, internal to the memory device, the number of program pulses required to program the sample of memory cells of the memory device during the first programming operation comprises control logic of the memory device determining the number of program pulses required to program the sample of memory cells of the memory device during the first programming operation.

6. The method of claim 1 , further comprising storing the determined number of program pulses required to program the sample of memory cells of the memory device during the first programming operation internal to the memory device.

7. The method of claim 1 , further comprising storing the determined number of program pulses required to program the sample of memory cells of the memory device during the first programming operation in a volatile latch.

8. The method of claim 1 , further comprising storing the determined number of program pulses required to program the sample of memory cells of the memory device during the first programming operation in a non-volatile latch.

9. The method of claim 1 , wherein adjusting the program starting voltage level of the one or more program pulses applied to the one or more memory cells of the sample of memory cells during the second programming operation comprises control logic of the memory device adjusting the program starting voltage level of the one or more program pulses applied to the one or more memory cells of the sample of memory cells during the second programming operation.

10. The method of claim 1 , further comprising setting a voltage regulator to the program starting voltage level.

11. The method of claim 1 , further comprising a sample circuit gathering and holding the determined number of program pulses required to program the sample of memory cells of the memory device during the first programming operation.

12. A method of programming a memory device, comprising:

determining, internal to the memory device, a number of program pulses required to program a sample of memory cells of the memory device during a first programming operation;

comparing the determined number of program pulses required to program the sample of memory cells of the memory device to a target number of program pulses;

adjusting a program starting voltage level of one or more program pulses applied to one or more memory cells of the sample of memory cells during a second programming operation subsequent to the first programming operation when the determined number of program pulses required to program the sample of memory cells during the first programming operation is different than the target number so that the number of program pulses applied during the second programming operation tends toward the target number; and

adjusting the program starting voltage level of the one or more program pulses applied to the one or more memory cells of the sample of memory cells during the second programming operation to reduce the number of program pulses applied to the one or more memory cells of the sample of memory cells during the second programming operation when the determined number of programming pulses required for programming the sample of memory cells during the first programming operation exceeds the target number.

13. The method of claim 12 , wherein determining, internal to the memory device, the number of program pulses required to program the sample of memory cells of the memory device during the first programming operation comprises a sampling circuit of the memory device determining the number of program pulses required to program the sample of memory cells of the memory device during the first programming operation.

14. The method of claim 12 , wherein the sample comprises one or more targeted memory cells from each of a plurality of word lines.

15. The method of claim 12 , wherein the sample comprises a single page of memory cells.

16. The method of claim 12 , further comprising storing the determined number of program pulses required to program the sample of memory cells of the memory device during the first programming operation internal to the memory device.

17. A method of programming a memory device, comprising:

determining, internal to the memory device, a number of program pulses required to program a sample of memory cells of the memory device during a first programming operation;

comparing the determined number of program pulses required to program the sample of memory cells of the memory device to a target number of program pulses; and

adjusting a program starting voltage level of one or more program pulses applied to one or more memory cells of the sample of memory cells during a second programming operation subsequent to the first programming operation when the determined number of program pulses required to program the sample of memory cells during the first programming operation is different than the target number so that the number of program pulses applied during the second programming operation tends toward the target number;

wherein adjusting the program starting voltage level of the one or more program pulses applied to the one or more memory cells of the sample of memory cells during the second programming operation comprises adjusting the program starting voltage level of the one or more program pulses applied to the one or more memory cells of the sample of memory cells during the second programming operation only when the determined number of program pulses required to program the sample of memory cells of the memory device during the first programming operation exceeds the target number of programming pulses by some number greater than one.

18. The method of claim 17 , further comprising storing the determined number of program pulses required to program the sample of memory cells of the memory device during the first programming operation internal to the memory device.

19. The method of claim 17 , wherein determining, internal to the memory device, the number of program pulses required to program the sample of memory cells of the memory device during the first programming operation comprises control logic of the memory device determining the number of program pulses required to program the sample of memory cells of the memory device during the first programming operation.

20. The method of claim 17 , wherein adjusting the program starting voltage level of the one or more program pulses applied to the one or more memory cells of the sample of memory cells during the second programming operation comprises control logic of the memory device adjusting the program starting voltage level of the one or more program pulses applied to the one or more memory cells of the sample of memory cells during the second programming.

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050702/0451 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
SUPPLEMENT NO. 4 TO PATENT SECURITY AGREEMENT Recorded May 4, 2017
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042405/0909 →