IP Library Granted Patent US 10,325,640
Granted Patent B2
US 10,325,640 · App. 15/456,031 · Granted Jun 18, 2019

Magnetoresistive memory device with different write pulse patterns

Inventors: Tatsuya Kishi (Seongnam-si, KR); Tsuneo Inaba (Kamakura Kanagawa, JP); Daisuke Watanabe (Seoul, KR); Masahiko Nakayama (Kawasaki Kanagawa, JP); Nobuyuki Ogata (Odawara Kanagawa, JP); Masaru Toko (Seoul, KR); Hisanori Aikawa (Seoul, KR); Jyunichi Ozeki (Seoul, KR); Toshihiko Nagase (Seoul, KR); Young Min Eeh (Seongnam-si, KR); Kazuya Sawada (Seoul, KR)
Assignee: TOSHIBA MEMORY CORPORATION
G11C11/1675G11C7/1096G11C11/1655G11C11/1657G11C11/1673
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,325,640
App. No.
15/456,031
Granted
Jun 18, 2019
Kind
B2
Abstract

According to one embodiment, a memory device includes: a magnetoresistive element including first and second magnetic layers and a non-magnetic layer provided between the first and second magnetic layers; and a write circuit which controls a first writing setting magnetization of the first and second magnetic layers in a parallel state and a second writing setting the magnetization of the first and second magnetic layers in an antiparallel state, and applies a current pulse to the magnetoresistive element. A first pulse pattern used in the first writing is different from a second pulse pattern used in the second writing.

Claims (20)

1. A memory device comprising:

a magnetoresistive element including first and second magnetic layers and a non-magnetic layer provided between the first and second magnetic layers; and

a write circuit which controls a first writing which sets magnetization of the first and second magnetic layers in a parallel state and a second writing which sets the magnetization of the first and second magnetic layers in an antiparallel state,

wherein the write circuit applies a first write current to the magnetoresistive element in the first writing, and applies a second write current to the magnetoresistive element in the second writing,

wherein the first write current consists of n pulses having a same polarity, where n is an integer of 2 or more,

wherein current levels of intervals between the n pulses are lower than current levels of the n pulses, and

wherein the second write current consists of a single pulse.

2. The device of claim 1 , wherein a width of the single pulse is substantially the same as an entire width of the n pulses.

3. The device of claim 1 , wherein two of the n pulses are different from each other in current level.

4. The device of claim 1 , wherein:

the n pulses comprise first to third pulses, and

two intervals between the first to third pulses are different from each other in current level.

5. The device of claim 1 , wherein two of then pulses are different from each other in width.

6. The device of claim 1 , wherein:

the n pulses comprise first to third pulses, and

two intervals between the first to third pulses are different from each other in length.

7. The device of claim 1 , further comprising:

a first line electrically connected to a first terminal of the magnetoresistive element; and

a second line electrically connected to a second terminal of the magnetoresistive element,

wherein the write circuit applies the first write current or the second write current to the first and second lines.

Assignments (6)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043194/0382 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INTERNAL ADDRESS OF THE ASSIGNEE PREVIOUSLY RECORDED ON REEL 041542 FRAME 0570. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 30, 2017
From: KISHI, TATSUYA; INABA, TSUNEO; WATANABE, DAISUKE; NAKAYAMA, MASAHIKO; OGATA, NOBUYUKI; TOKO, MASARU; AIKAWA, HISANORI; OZEKI, JYUNICHI; NAGASE, TOSHIHIKO; EEH, YOUNG MIN; SAWADA, KAZUYA
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 042114/0518 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 10, 2017
From: KISHI, TATSUYA; INABA, TSUNEO; WATANABE, DAISUKE; NAKAYAMA, MASAHIKO; OGATA, NOBUYUKI; TOKO, MASARU; AIKAWA, HISANORI; OZEKI, JYUNICHI; NAGASE, TOSHIHIKO; EEH, YOUNG MIN; SAWADA, KAZUYA
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 041542/0570 →
Continuity (2)
Provisional Application 62385907 · Sep 9, 2016
Related Publication 20180075895A1 · Mar 15, 2018
Cited By (3)
US 12,310,251 US 12,329,038 US 12,356,866