IP Library › Granted Patent US 10,002,891
Granted Patent B2
US 10,002,891 · App. 15/469,888 · Granted Jun 19, 2018

Logic circuit and semiconductor device

Inventors: Shunpei Yamazaki (Setagaya, JP); Jun Koyama (Sagamihara, JP); Masashi Tsubuku (Atsugi, JP); Kosei Noda (Atsugi, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L27/1255G09G3/20G09G3/2092G09G3/3291G09G3/36G11C19/184G11C19/28H01L27/124H01L27/1222H01L27/1225H01L29/7869H03K17/161H03K19/00315H03K19/096G09G3/3233G09G3/3648G09G2300/0439G09G2300/08G09G2300/0842G09G2310/0267G09G2310/0275G09G2310/0286G09G2310/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,002,891
App. No.
15/469,888
Granted
Jun 19, 2018
Kind
B2
Abstract

Exemplary semiconductor devices include eight transistors and two capacitors interconnected in specific configurations. A display device may include a driver circuit having such a semiconductor device. An electronic device may also include such a semiconductor device and an input unit, LED lamp or speaker.

Claims (116)

1. A semiconductor device comprising:

first to eighth transistors; and

first and second capacitors,

wherein each of the first to eighth transistors includes an oxide semiconductor layer containing indium, gallium, and zinc as a semiconductor layer,

wherein one of source and drain of the first transistor is electrically connected to one of source and drain of the second transistor,

wherein one of source and drain of the third transistor is electrically connected to a gate of the first transistor,

wherein one of source and drain of the fourth transistor is electrically connected to a gate of the second transistor,

wherein a first electrode of the first capacitor is electrically connected to the gate of the first transistor,

wherein a second electrode of the first capacitor is electrically connected to the other of source and drain of the first transistor,

wherein one of source and drain of the fifth transistor is electrically connected to one of source and drain of the sixth transistor,

wherein one of source and drain of the seventh transistor is electrically connected to a gate of the fifth transistor,

wherein one of source and drain of the eighth transistor is electrically connected to a gate of the sixth transistor,

wherein a first electrode of the second capacitor is electrically connected to the gate of the fifth transistor,

wherein a second electrode of the second capacitor is electrically connected to the one of source and drain of the fifth transistor,

wherein a power supply line is electrically connected to the other of source and drain of the second transistor,

wherein the power supply line is electrically connected to the other of source and drain of the sixth transistor,

wherein a first signal is output from the one of source and drain of the first transistor,

wherein a second signal is output from the one of source and drain of the fifth transistor,

wherein a third signal is input to the other of source and drain of the third transistor and the other of source and drain of the eighth transistor, and

wherein a fourth signal is input to the other of source and drain of the fourth transistor and the other of source and drain of the seventh transistor.

2. The semiconductor device according to claim 1 ,

wherein each of the first to eighth transistors is a bottom gate structure.

3. A display device comprising:

a driver circuit comprising the semiconductor device according to claim 1 ; and

a pixel electrically connected to the driver circuit.

4. An electronic device comprising:

the semiconductor device according to claim 1 ; and

an input unit or a speaker.

5. A semiconductor device comprising:

first to eighth transistors; and

first and second capacitors,

wherein each of the first to eighth transistors includes an oxide semiconductor layer containing indium, gallium, and zinc as a semiconductor layer,

wherein one of source and drain of the first transistor is electrically connected to one of source and drain of the second transistor,

wherein one of source and drain of the third transistor is electrically connected to a gate of the first transistor,

wherein one of source and drain of the fourth transistor is electrically connected to a gate of the second transistor,

wherein a gate of the third transistor is electrically connected to a gate of the fourth transistor,

wherein a first electrode of the first capacitor is electrically connected to the gate of the first transistor,

wherein a second electrode of the first capacitor is electrically connected to the other of source and drain of the first transistor,

wherein one of source and drain of the fifth transistor is electrically connected to one of source and drain of the sixth transistor,

wherein one of source and drain of the seventh transistor is electrically connected to a gate of the fifth transistor,

wherein one of source and drain of the eighth transistor is electrically connected to a gate of the sixth transistor,

wherein a gate of the seventh transistor is electrically connected to a gate of the eighth transistor,

wherein a first electrode of the second capacitor is electrically connected to the gate of the fifth transistor,

wherein a second electrode of the second capacitor is electrically connected to the one of source and drain of the fifth transistor,

wherein a power supply line is electrically connected to the other of source and drain of the second transistor,

wherein the power supply line is electrically connected to the other of source and drain of the sixth transistor,

wherein a first signal is output from the one of source and drain of the first transistor,

wherein a second signal is output from the one of source and drain of the fifth transistor,

wherein a third signal is input to the other of source and drain of the third transistor and the other of source and drain of the eighth transistor, and

wherein a fourth signal is input to the other of source and drain of the fourth transistor and the other of source and drain of the seventh transistor.

6. The semiconductor device according to claim 5 ,

wherein each of the first to eighth transistors is a bottom gate structure.

7. A display device comprising:

a driver circuit comprising the semiconductor device according to claim 5 ; and

a pixel electrically connected to the driver circuit.

8. An electronic device comprising:

the semiconductor device according to claim 5 ; and

an input unit or a speaker.

9. A semiconductor device comprising:

first to eighth transistors; and

first and second capacitors,

wherein each of the first to eighth transistors includes an oxide semiconductor layer containing indium, gallium, and zinc as a semiconductor layer,

wherein one of source and drain of the first transistor is directly connected to one of source and drain of the second transistor,

wherein one of source and drain of the third transistor is directly connected to a gate of the first transistor,

wherein one of source and drain of the fourth transistor is directly connected to a gate of the second transistor,

wherein a first electrode of the first capacitor is directly connected to the gate of the first transistor,

wherein a second electrode of the first capacitor is directly connected to the other of source and drain of the first transistor,

wherein one of source and drain of the fifth transistor is directly connected to one of source and drain of the sixth transistor,

wherein one of source and drain of the seventh transistor is directly connected to a gate of the fifth transistor,

wherein one of source and drain of the eighth transistor is directly connected to a gate of the sixth transistor,

wherein a first electrode of the second capacitor is directly connected to the gate of the fifth transistor,

wherein a second electrode of the second capacitor is directly connected to the one of source and drain of the fifth transistor,

wherein a power supply line is directly connected to the other of source and drain of the second transistor,

wherein the power supply line is directly connected to the other of source and drain of the sixth transistor,

wherein a first signal is output from the one of source and drain of the first transistor,

wherein a second signal is output from the one of source and drain of the fifth transistor,

wherein a third signal is input to the other of source and drain of the third transistor and the other of source and drain of the eighth transistor, and

wherein a fourth signal is input to the other of source and drain of the fourth transistor and the other of source and drain of the seventh transistor.

10. The semiconductor device according to claim 9 ,

wherein each of the first to eighth transistors is a bottom gate structure.

11. A display device comprising:

a driver circuit comprising the semiconductor device according to claim 9 ; and

a pixel electrically connected to the driver circuit.

12. An electronic device comprising:

the semiconductor device according to claim 9 ; and

an input unit or a speaker.

13. A semiconductor device comprising:

first to eighth transistors; and

first and second capacitor,

wherein each of the first to eighth transistors includes an oxide semiconductor layer containing indium, gallium, and zinc as a semiconductor layer,

wherein one of source and drain of the first transistor is directly connected to one of source and drain of the second transistor,

wherein one of source and drain of the third transistor is directly connected to a gate of the first transistor,

wherein one of source and drain of the fourth transistor is directly connected to a gate of the second transistor,

wherein a gate of the third transistor is directly connected to a gate of the fourth transistor,

wherein a first electrode of the first capacitor is directly connected to the gate of the first transistor,

wherein a second electrode of the first capacitor is directly connected to the other of source and drain of the first transistor,

wherein one of source and drain of the fifth transistor is directly connected to one of source and drain of the sixth transistor,

wherein one of source and drain of the seventh transistor is directly connected to a gate of the fifth transistor,

wherein one of source and drain of the eighth transistor is directly connected to a gate of the sixth transistor,

wherein a gate of the seventh transistor is directly connected to a gate of the eighth transistor,

wherein a first electrode of the second capacitor is directly connected to the gate of the fifth transistor,

wherein a second electrode of the second capacitor is directly connected to the one of source and drain of the fifth transistor,

wherein a power supply line is directly connected to the other of source and drain of the second transistor,

wherein the power supply line is directly connected to the other of source and drain of the sixth transistor,

wherein a first signal is output from the one of source and drain of the first transistor,

wherein a second signal is output from the one of source and drain of the fifth transistor,

wherein a third signal is input to the other of source and drain of the third transistor and the other of source and drain of the eighth transistor, and

wherein a fourth signal is input to the other of source and drain of the fourth transistor and the other of source and drain of the seventh transistor.

14. The semiconductor device according to claim 13 ,

wherein each of the first to eighth transistors is a bottom gate structure.

15. A display device comprising:

a driver circuit comprising the semiconductor device according to claim 13 ; and

a pixel electrically connected to the driver circuit.

16. An electronic device comprising:

the semiconductor device according to claim 13 ; and

an input unit or a speaker.

Priority Claims (1)
JP 2009-238918 · Oct 16, 2009 · national
Continuity (4)
Continuation 15332323 · Oct 24, 2016
Continuation 14570553 · Dec 15, 2014
Continuation 12902670 · Oct 12, 2010
Related Publication 20170200748A1 · Jul 13, 2017
Cited By (1)
US 12,230,715