IP Library Granted Patent US 10,609,823
Granted Patent B2
US 10,609,823 · App. 15/564,157 · Granted Mar 31, 2020

Method for manufacturing multilayer wiring board

Inventor: Nobuyuki Yoshida (Tokyo, JP)
Assignee: HITACHI CHEMICAL COMPANY, LTD.
H05K3/4076C23C18/1653C23C18/30C23C18/38C25D5/18C25D7/00C25D21/12H05K3/0026H05K3/423H05K3/4644C25D3/38H05K3/0038H05K3/427H05K2203/0723H05K2203/107H05K2203/1476
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,609,823
App. No.
15/564,157
Granted
Mar 31, 2020
Kind
B2
Abstract

A method for manufacturing a multilayer wiring board includes a step (1) and a step (2). The step (1) disposes a hole for through-hole, a squirt of metal foils, and a lower space. The squirt of the metal foils on both the sides of the insulating layer is formed at an opening of the hole for through-hole. The lower space is formed between the squirt of the metal foils and an inner wall of the hole for through-hole. The step (2) plugs up the hole for through-hole by forming an electrolytic filled plating layer at an inside of the hole for through-hole and on the metal foils on both the sides of the insulating layer. The plugging of the hole for through-hole in the step (2) is performed by once decreasing a current density of an electrolytic filled plating in a middle of the electrolytic filled plating and then increasing the current density again.

Claims (22)

1. A method for manufacturing a multilayer wiring board, comprising:

a step (1) of disposing a hole for through-hole, a projection of metal foils, and a lower space, the hole for through-hole being formed on a metal foil-pasted laminated plate by a conformal method or a direct laser method, the metal foil-pasted laminated plate being formed by integrally laminating the metal foils on both sides of an insulating layer, the hole for through-hole passing through the metal foils on both the sides of the insulating layer and the insulating layer, the projection of the metal foils on both the sides of the insulating layer being formed at an opening of the hole for through-hole, the lower space being defined by the projections of the metal foils and by an inner wall of the hole for through-hole;

a step (2) of forming an electrolytic filled plating layer at an inside of the hole for through-hole and on the metal foils on both the sides of the insulating layer to plug up the hole for through-hole, the through-hole electrically connecting the metal foils on both the sides of the insulating layer mutually; and

a step (3) of forming a wiring by a circuit process of the metal foils on both the sides of the insulating layer after the formation of the electrolytic filled plating layer, wherein

wherein the step (2) is performed by a plating process comprising electrolytic plating at a first current density for a period of time, then, after the lower space is completely filled with the electrolytic filled plating layer and before formation of a plating void in the electrolytic filled plating layer, plating at a second current density lower than the first current density for a period of time, and then electrolytic plating at a third current density higher than the second current density for a period of time.

2. The method for manufacturing the multilayer wiring board according to claim 1 , wherein

when the second current density is decreased by 50% or more from the first current density.

3. The method for manufacturing the multilayer wiring board according to claim 1 , wherein

when the third current density is equal to or more than the first current density.

4. The method for manufacturing the multilayer wiring board according to claim 1 , wherein

when the second current density is 0 A/dm 2 .

5. A method for manufacturing a multilayer wiring board, comprising:

providing a metal foil laminated plate comprising metal foils laminated on respective sides of an insulating layer;

forming a through-hole through the metal foil laminated plate, the through-hole passing through the metal foils on the respective sides of the insulating layer and passing through the insulating layer, wherein the through-hole passing through the insulating layer has a larger diameter than the through-hole passing through the metal foils such that projections of the metal foils extend beyond the insulating layer and a lower space is defined by the projections of the metal foils and by an inner wall of the through-hole passing through the insulating layer;

forming a plating layer at an inside of the through-hole and on the metal foils on the respective sides of the insulating layer to plug up the through-hole and to electrically connect the metal foils on the respective sides of the insulating layer, wherein forming the plating layer is performed by a plating process comprising electrolytic plating at a first current density for a period of time, then, after the lower space is completely filled with the plating layer and before formation of a plating void in the plating layer, plating at a second current density lower than the first current density for a period of time, and then electrolytic plating at a third current density higher than the second current density for a period of time; and

forming a wiring by a circuit process of the metal foils on the respective sides of the insulating layer after the formation of the plating layer.

6. The method for manufacturing the multilayer wiring board according to claim 5 , wherein

when the second current density is decreased by 50% or more from the first current density.

7. The method for manufacturing the multilayer wiring board according to claim 5 , wherein

when the third current density is equal to or more than the first current density.

8. The method for manufacturing the multilayer wiring board according to claim 5 , wherein

when the second current density is 0 A/dm 2 .

Assignments (5)
MERGER Recorded Feb 3, 2023
From: LINCSTECH CO., LTD.
To: PTCJ-S HOLDINGS, CO., LTD.
Reel/Frame 062585/0259 →
CHANGE OF NAME Recorded Feb 3, 2023
From: PTCJ-S HOLDINGS, CO., LTD.
To: LINCSTECH CO., LTD.
Reel/Frame 062585/0300 →
DEMERGER Recorded Jun 14, 2022
From: SHOWA DENKO MATERIALS CO., LTD.
To: LINCSTECH CO., LTD.
Reel/Frame 060281/0643 →
CHANGE OF NAME Recorded Mar 9, 2022
From: HITACHI CHEMICAL COMPANY, LTD.
To: SHOWA DENKO MATERIALS CO., LTD.
Reel/Frame 059355/0743 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 3, 2017
From: YOSHIDA, NOBUYUKI
To: HITACHI CHEMICAL COMPANY, LTD.
Reel/Frame 043771/0022 →
Priority Claims (1)
JP 2015-079257 · Apr 8, 2015 · national
Continuity (1)
Related Publication 20180084651A1 · Mar 22, 2018