Methods of programming different portions of memory cells of a string of series-connected memory cells

1. A method, comprising:

programming a first portion of memory cells of a string of series-connected memory cells closer to a particular end of the string of series-connected memory cells than a second portion of memory cells of the string of series-connected memory cells in an order from a different end of the string of series-connected memory cells to the particular end; and

programming the second portion of memory cells in an order from the particular end to the different end,

wherein programming either portion of memory cells of the string of series-connected memory cells comprises:

using gate-induced drain leakage to seed a first voltage level in a channel region of a different string of series-connected memory cells, wherein the string of series-connected memory cells and the different string of series-connected memory cells are in a same block of memory cells and each coupled to a same set of access lines;

electrically floating the channel region of the different string of series-connected memory cells; and

boosting the channel region of the different string of series-connected memory cells to a second voltage level higher than the first voltage level prior to programming the portion of memory cells of the string of series-connected memory cells.

2. The method of claim 1 , wherein boosting the channel region of the different string of series-connected memory cells comprises increasing a voltage level of the set of access lines from a reference voltage to a higher voltage while electrically floating the channel region of the different string of series-connected memory cells.

3. The method of claim 1 , further comprising using gate-induced drain leakage to seed the first voltage level in a channel region of the string of series-connected memory cells, and discharging the channel region of the string of series-connected memory cells prior to boosting the channel region of the different string of series-connected memory cells.

4. A method, comprising:

determining whether a first portion of memory cells of a string of series-connected memory cells closer to a particular end of the string of series-connected memory cells than a second portion of memory cells of the string of series-connected memory cells is deemed to be programmed;

if the first portion of memory cells is deemed to be programmed, programming the second portion of memory cells in an order from the particular end to a different end of the string of series-connected memory cells; and

if the first portion of memory cell is not deemed to be programmed programming the second portion of memory cells in an order from the different end of the string of series-connected memory cells to the particular end;

wherein programming either portion of memory cells of the string of series-connected memory cells comprises:

applying a first voltage level to a data line selectively connected to a different string of series-connected memory cells, wherein the string of series-connected memory cells and the different string of series-connected memory cells are in a same block of memory cells and each coupled to a same set of access lines;

applying a second voltage level to a select gate between the different string of series-connected memory cells and the data line, wherein a difference between the first voltage level and the second voltage level is sufficient to induce gate-induced drain leakage in the select gate;

applying the second voltage level to the set of access lines;

reducing a voltage level of the data line while applying the second voltage level to the select gate to electrically float the channel region of the different string of series-connected memory cells;

increasing the voltage level of the set of access lines from the second voltage level to a third voltage level while electrically floating the channel region of the different string of series-connected memory cells; and

after increasing the voltage level of the set of access lines from the second voltage level to the third voltage level while electrically floating the channel region of the different string of series-connected memory cells, increasing the voltage level of a particular access line of the set of access lines coupled to a memory cell of the string of series-connected memory cells selected for programming from the third voltage level to a fourth voltage level while electrically floating the channel region of the different string of series-connected memory cells, wherein the fourth voltage level is sufficient to cause charge accumulation on a data-storage structure of the memory cells selected for programming, and expected to inhibit charge accumulation on a data-storage structure of a memory cells of the different string of series-connected memory cells coupled to the particular access line.