IP Library Granted Patent US 10,872,843
Granted Patent B2
US 10,872,843 · App. 15/584,278 · Granted Dec 22, 2020

Semiconductor devices with back-side coils for wireless signal and power coupling

Inventor: Kyle K. Kirby (Eagle, ID)
Assignee: Micron Technology, Inc.
H01L23/481H01L23/5227H01L23/5384H01L25/0657H01L28/10H01L2224/32145H01L2225/06531H01L2225/06541
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,872,843
App. No.
15/584,278
Granted
Dec 22, 2020
Kind
B2
Abstract

A semiconductor device includes a substrate, a plurality of circuit elements on a front side of the substrate, and a first substantially spiral-shaped conductor on a back side of the substrate is provided. The device further includes a first through-substrate via (TSV) electrically connecting a first end of the substantially spiral-shaped conductor to a first one of the plurality of circuit elements, and a second TSV electrically connecting a second end of the substantially spiral-shaped conductor to a second one of the plurality of circuit elements. The device may be a package further including a second die having a front side on which is disposed a second substantially spiral-shaped conductor. The front side of the second die is disposed facing the back side of the substrate, such that the first and second substantially spiral-shaped conductors are configured to wirelessly communicate.

Claims (16)

1. A semiconductor device, comprising:

a silicon substrate;

a first insulating layer on a front side of the silicon substrate;

a second insulating layer on a back side of the silicon substrate;

a plurality of circuit elements in the first insulating layer on the front side of the silicon substrate;

a first substantially spiral-shaped conductor in the second insulating layer on the back side of the silicon substrate;

a first through-substrate via (TSV) extending through the silicon substrate between the first insulating layer and the second insulating layer and electrically connecting a first end of the substantially spiral-shaped conductor to a first one of the plurality of circuit elements;

a second TSV extending through the silicon substrate between the first insulating layer and the second insulating layer electrically connecting a second end of the substantially spiral-shaped conductor to a second one of the plurality of circuit elements; and

a second substantially spiral-shaped conductor in the first insulating layer on the front side of the silicon substrate, coaxially aligned with the first substantially spiral-shaped conductor, and electrically connected to the first substantially spiral-shaped conductor by the first and second TSVs.

2. The semiconductor device of claim 1 , wherein the first substantially spiral-shaped conductor is configured to be wirelessly coupled to another substantially spiral-shaped conductor in another semiconductor device.

3. The semiconductor device of claim 1 , wherein the first TSV is coaxially aligned with the first and second substantially spiral-shaped conductors.

4. The semiconductor device of claim 1 , wherein the first TSV and the second TSV are disposed proximate to but not coaxially aligned with the first substantially spiral-shaped conductor.

5. The semiconductor device of claim 1 , wherein the first insulating layer covers the first substantially spiral-shaped conductor.

6. The semiconductor device of claim 1 , wherein the silicon substrate is between about 10 and 100 μm thick.

7. The semiconductor device of claim 1 , wherein each of the first and second TSV is between about 2 and 50 μm in diameter.

8. The semiconductor device of claim 1 , wherein the first and second substantially spiral-shaped conductors each spans an area of between about 80 and 600 μm across.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050700/0535 →
RELEASE OF SECURITY INTEREST Recorded Jul 20, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 046597/0393 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
SUPPLEMENT NO. 5 TO PATENT SECURITY AGREEMENT Recorded Aug 8, 2017
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 043482/0776 →
SUPPLEMENT NO. 5 TO PATENT SECURITY AGREEMENT Recorded Aug 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION
Reel/Frame 043483/0686 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 2, 2017
From: KIRBY, KYLE K.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 042210/0275 →
Continuity (1)
Related Publication 20180323133A1 · Nov 8, 2018