IP Library Granted Patent US 10,153,195
Granted Patent B1
US 10,153,195 · App. 15/598,795 · Granted Dec 11, 2018

Semiconductor constructions comprising dielectric material

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,153,195
App. No.
15/598,795
Granted
Dec 11, 2018
Kind
B1
Abstract

Some embodiments include a semiconductor construction which has one or more openings extending into a substrate. The openings are at least partially filled with dielectric material comprising silicon, oxygen and carbon. The carbon is present to a concentration within a range of from about 3 atomic percent to about 20 atomic percent. Some embodiments include a method of providing dielectric fill across a semiconductor construction having an opening extending therein. The semiconductor construction has an upper surface proximate the opening. The method includes forming photopatternable dielectric material within the opening and across the upper surface, and exposing the photopatternable dielectric material to patterned actinic radiation. Subsequently, the photopatternable dielectric material is developed to pattern the photopatternable dielectric material into a first dielectric structure which at least partially fills the opening, and to remove the photopatternable dielectric material from over the upper surface.

Claims (32)

1. A semiconductor construction comprising one or more openings extending into a substrate; the openings being at least partially filled with dielectric material comprising silicon, oxygen and carbon; with the carbon being present to a concentration within a range of from about 3 atomic percent to about 20 atomic percent; wherein:

the dielectric material is a first dielectric material having a first composition;

at least one of the openings is only partially filled with the first dielectric material;

a second dielectric material is over the first dielectric material within said at least one of the openings, with the second dielectric material comprising a second composition which is different from the first composition;

a planarized surface extends across the second dielectric material and extends across regions of the substrate directly against lateral edges of the second dielectric material; and

said at least one of the openings is across a staircase region proximate a memory array.

2. The semiconductor construction of claim 1 wherein the first dielectric material further includes nitrogen.

3. The semiconductor construction of claim 1 wherein the first dielectric material further includes hydrogen.

4. The semiconductor construction of claim 1 wherein the second composition includes one or both of silicon dioxide and silicon nitride.

5. A semiconductor construction comprising one or more openings extending into a substrate; the openings being at least partially filled with dielectric material comprising silicon, oxygen and carbon; with the carbon being present to a concentration within a range of from about 3 atomic percent to about 20 atomic percent; wherein:

the dielectric material is a first dielectric material having a first composition;

at least one of the openings is only partially filled with the first dielectric material;

a second dielectric material is over the first dielectric material within said at least one of the openings, with the second dielectric material comprising a second composition which is different from the first composition;

a planarized surface extends across the second dielectric material and extends across regions of the substrate directly against lateral edges of the second dielectric material; and

said at least one of the openings is across stair-step type structures.

6. A semiconductor construction comprising one or more openings extending into a substrate; the openings being at least partially filled with dielectric material comprising silicon, oxygen and carbon; with the carbon being present to a concentration within a range of from about 3 atomic percent to about 20 atomic percent; wherein:

the dielectric material is a first dielectric material having a first composition;

at least one of the openings is only partially filled with the first dielectric material;

a second dielectric material is over the first dielectric material within said at least one of the openings, with the second dielectric material comprising a second composition which is different from the first composition;

a planarized surface extends across the second dielectric material and extends across regions of the substrate directly against lateral edges of the second dielectric material; and

said at least one of the openings is comprised by an alignment marking.

7. A semiconductor construction comprising one or more openings extending into a substrate; the openings being at least partially filled with dielectric material comprising silicon, oxygen and carbon; with the carbon being present to a concentration within a range of from about 3 atomic percent to about 20 atomic percent; wherein:

the dielectric material is a first dielectric material having a first composition;

at least one of the openings is only partially filled with the first dielectric material;

a second dielectric material is over the first dielectric material within said at least one of the openings, with the second dielectric material comprising a second composition which is different from the first composition;

a third dielectric material is under the first dielectric material within said at least one of the openings with the third dielectric material comprising a third composition which is different from the first composition;

a planarized surface extends across the first, second and third dielectric materials, and extends across regions of the substrate directly against lateral edges of the third dielectric material; and,

said at least one of the openings is across a staircase region proximate a memory array.

8. The semiconductor construction of claim 7 wherein the second and third compositions are the same as one another.

9. The semiconductor construction of claim 7 wherein the second and third compositions are different from one another.

10. The semiconductor construction of claim 7 wherein the third composition includes one or more of hafnium oxide, zirconium oxide, aluminum oxide, tantalum oxide, silicon dioxide and silicon nitride.

11. The semiconductor construction of claim 7 wherein the third dielectric material has a thickness of at least about one monolayer, and less than or equal to about 50 Å.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050700/0535 →
RELEASE OF SECURITY INTEREST Recorded Jul 20, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 046597/0393 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
SUPPLEMENT NO. 5 TO PATENT SECURITY AGREEMENT Recorded Aug 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION
Reel/Frame 043483/0686 →
SUPPLEMENT NO. 5 TO PATENT SECURITY AGREEMENT Recorded Aug 8, 2017
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 043482/0776 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 18, 2017
From: SANDHU, GURTEJ S.; LIGHT, SCOTT L.; SMYTHE, JOHN A.; VARGHESE, SONY
To: MICRON TECHNOLOGY, INC.
Reel/Frame 042427/0078 →