IP Library Granted Patent US 10,199,505
Granted Patent B2
US 10,199,505 · App. 15/620,444 · Granted Feb 5, 2019

Transistors incorporating metal quantum dots into doped source and drain regions

Inventor: John H. Zhang (Altamont, NY)
Assignee: STMICROELECTRONICS, INC.
H01L29/78618H01L21/823814H01L21/823828H01L21/823842H01L27/092H01L29/0653H01L29/127H01L29/401H01L29/413H01L29/41766H01L29/42392H01L29/66431H01L29/66621H01L29/66636H01L29/66666H01L29/775H01L29/7781H01L29/78696H01L29/165H01L29/4236H01L29/456H01L29/4975
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,199,505
App. No.
15/620,444
Granted
Feb 5, 2019
Kind
B2
Abstract

Metal quantum dots are incorporated into doped source and drain regions of a MOSFET array to assist in controlling transistor performance by altering the energy gap of the semiconductor crystal. In a first example, the quantum dots are incorporated into ion-doped source and drain regions. In a second example, the quantum dots are incorporated into epitaxially doped source and drain regions.

Claims (37)

1. A device, comprising:

a substrate having a first surface and a second surface opposite the first surface; and

a transistor that includes:

a gate in the substrate and positioned between the first and second surface of the substrate, the gate having a first surface that is coplanar with the first surface of the substrate;

a source region in the substrate and positioned between the first and second surface of the substrate, the source region having a first contact in the substrate, the source region having a first surface that is coplanar with the first surface of the substrate; and

a drain region in the substrate and positioned between the first and second surface of the substrate, the drain region having a second contact in the substrate, the drain region having a first surface that is coplanar with the first surface of the substrate.

2. The device of claim 1 wherein the gate extends into the substrate from the first surface towards the second surface by a first dimension and the first contact extends into the substrate from the first surface towards the second surface by a second dimension, the first dimension less than the second dimension.

3. The device of claim 1 wherein the source region extends into the substrate from the first surface towards the second surface by a first dimension and the first contact extends into the substrate from the first surface towards the second surface by a second dimension, the first dimension less than the second dimension.

4. The device of claim 1 wherein the drain region extends into the substrate from the first surface towards the second surface by a first dimension and the second contact extends into the substrate from the first surface towards the second surface by a second dimension, the first dimension greater than the second dimension.

5. The device of claim 1 wherein the first contact includes a metal quantum dot.

6. The device of claim 5 wherein the first contact has an octagon or hexagon shape at the first surface.

7. The device of claim 1 wherein the first contact has a square shape at the first surface.

8. The device of claim 1 wherein the gate includes a plurality of layers in the substrate, each of the layers of the plurality of layers having a surface coplanar with the first surface of the substrate.

9. The device of claim 1 wherein the first contact has a first surface that is coplanar with the first surface of the substrate and the source region surrounds sides of the first contact.

10. A device, comprising:

a substrate having a first surface, the substrate including:

a first doped region in the substrate and extending to a first depth from the first surface of the substrate; and

a second doped region in the substrate and extending to a second depth from the first surface of the substrate;

a gate in the substrate and extending to a third depth from the first surface of the substrate, a first surface of the gate being coplanar with the first surface of the substrate;

a first contact in the first doped region, the first contact having a fourth depth from the first surface of the substrate, the fourth depth being less than the first depth; and

a second contact in the second doped region, the second contact having a fifth depth from the first surface of the substrate, the fifth depth being less than the second depth.

11. The device of claim 10 wherein third depth is greater than the fourth and fifth depths.

12. The device of claim 11 wherein the third depth is less than the first and second depths.

13. The device of claim 10 wherein the first and second contacts are one of a circle, square, diamond, hexagon, and octagon shape at the first surface.

14. A device, comprising:

a substrate having a first surface and a second surface opposite the first surface;

a gate structure in the substrate, a first surface of the gate structure being coplanar with the first surface of the substrate, the gate structure including a gate dielectric;

a source region in the substrate, a first surface of the source region being coplanar with the first surface of the substrate;

a first contact in the source region, a first surface of the first contact being coplanar with the first surface of the substrate, a second surface of the first contact being closer to the second surface of the substrate than the gate dielectric is to the second surface of the substrate, the first surface of the first contact being opposite the second surface of the first contact;

a drain region in the substrate, a first surface of the drain region coplanar with the first surface of the substrate, the gate structure being between the source region and the drain region; and

a second contact in the drain region, a first surface of the second contact being coplanar with the first surface of the substrate, a second surface of the second contact being closer to the second surface of the substrate than the gate dielectric is to the second surface of the substrate, the first surface of the second contact being opposite the second surface of the second contact.

15. The device of claim 14 wherein the second surface of the first contact is closer to the second surface of the substrate than a second surface of the source region, the first surface of the source region being opposite the second surface of the source region, and the second surface of the second contact is closer to the second surface of the substrate than a second surface of the drain region, the first surface of the drain region being opposite the second surface of the drain region.

16. The device of claim 14 wherein the source region is in direct contact with the gate structure and the drain region is in direct contact with the gate structure.

17. The device of claim 14 wherein the first surface of the first contact has one of a circle, square, diamond, hexagon, and octagon shape.

18. The device of claim 14 wherein the first contact is between a first portion of the source region and a second portion of the source region.

19. The device of claim 14 wherein a second surface of the gate structure is closer to the second surface of the substrate than a second surface of the source region, the first surface of the gate structure being opposite the second surface of the gate structure and the first surface of the source region being opposite the second surface of the source region, a first portion of a sidewall of the gate structure contacts the source region and a second portion of the sidewall of the gate structure contacts the substrate.

20. The device of claim 14 wherein the gate structure has a first length and a first width at the first surface of the substrate, and the first contact has a second length and a second width in the same directions, the first length being greater than the second length and the first width being greater than the second width.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2022
From: STMICROELECTRONICS, INC.
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 060177/0226 →
Continuity (4)
Continuation 14983276 · Dec 29, 2015
Division 13931096 · Jun 28, 2013
Provisional Application 61705608 · Sep 25, 2012
Related Publication 20170278979A1 · Sep 28, 2017