IP Library Granted Patent US 10,134,674
Granted Patent B2
US 10,134,674 · App. 15/676,263 · Granted Nov 20, 2018

Structure and method for improved stabilization of cobalt cap and/or cobalt liner in interconnects

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,134,674
App. No.
15/676,263
Granted
Nov 20, 2018
Kind
B2
Abstract

A method of fabricating a metallization layer of a semiconductor device in which copper is used for an interconnect material and cobalt is used to encapsulate the copper. A material is introduced that will interact with the cobalt to cause a hexagonal-close-packed (HCP) crystal structure of cobalt to change to a face-centered-cubic (FCC) crystal structure of cobalt, the FCC crystal structure providing a resistance of the cobalt to migrate.

Claims (26)

1. A method, comprising, in a fabrication stage of a metallization layer of a semiconductor device in which copper is used for an interconnect material and cobalt is used to encapsulate said copper, introducing a material that will interact with said cobalt to cause a hexagonal-close-packed (HCP) crystal structure of cobalt to change to a face-centered-cubic (FCC) crystal structure of cobalt, said FCC crystal structure providing a resistance of said cobalt to migrate.

2. The method of claim 1 , wherein said introduced material comprises nickel (Ni).

3. The method of claim 1 , wherein said introduced material comprises palladium (Pd).

4. The method of claim 1 , wherein said encapsulating said copper further comprises a liner material and said introduced material inhibits a migration of cobalt into said liner.

5. The method of claim 4 , wherein said liner material comprises Ruthenium (Ru).

6. The method of claim 1 , wherein said cobalt alloy inhibits a chemical attack on cobalt, thereby protecting against a formation of divots during a chemical mechanical polishing/planarization (CMP) processing of said metallization layer.

7. The method of claim 1 , wherein said introduced material is introduced using a doped liner component used in said encapsulating said copper.

8. The method of claim 7 , wherein said liner comprises ruthenium (Ru).

9. The method of claim 1 , wherein said introduced material is introduced as an alloy seed material of said copper.

10. The method of claim 1 , wherein said encapsulating said copper comprises providing a cobalt cap on top of said copper, and said introduced material is introduced by doping said cobalt cap with said introduced material.

11. The method of claim 1 , wherein said introduced material is introduced using an electroless deposition process.

12. The method of claim 1 , wherein said encapsulating said copper further comprises a liner comprising Ruthenium (Ru) and said introduced material inhibits a migration of cobalt into said Ru liner.

13. A semiconductor chip, as fabricated using the method of claim 1 .

14. A semiconductor device comprising a semiconductor chip of claim 13 .

15. A method of inhibiting an electro-migration of copper (Cu) in copper interconnects in metallization layers of a chip, said copper interconnects encapsulated by a liner comprising cobalt (Co) and a cap comprising cobalt, said method comprising introducing a material that interacts with said cobalt to cause a hexagonal-close-packed (HCP) crystal structure of cobalt to change to a face-centered-cubic (FCC) crystal structure of cobalt, said FCC crystal structure providing a resistance of said cobalt to migrate.

16. The method of claim 15 , wherein said introduced material comprises at least one of nickel (Ni) and palladium (Pd).

17. The method of claim 15 , wherein said introduced material is introduced using a doped liner component used in said encapsulating said copper.

18. A semiconductor chip, comprising:

a substrate having a plurality of electronic component elements fabricated on a top surface thereof, in a device layer; and

a plurality of metallization layers formed successively on top of said device layer, to interconnect said electronic component elements using copper (Cu), each said metallization layer having a different interconnect pattern,

wherein said Cu in said Cu interconnect pattern in each said metallization layer is encapsulated in a layer of cobalt and wherein a material is introduced into an interconnect structure of said interconnect pattern of each said metallization layer that forms an alloy that interacts with said cobalt to cause a hexagonal-close-packed (HCP) crystal structure of cobalt to change to a face-centered-cubic (FCC) crystal structure of cobalt, said FCC crystal structure providing a resistance of said cobalt to migrate.

19. The semiconductor chip of claim 18 , wherein said introduced material comprises at least one of nickel (Ni) and palladium (Pd).

20. A semiconductor chip, comprising:

a substrate having a plurality of electronic component elements fabricated on a top surface thereof, in a device layer; and

a plurality of metallization layers formed successively on top of said device layer, to interconnect said electronic component elements using copper (Cu), each said metallization layer having a different interconnect pattern,

wherein said Cu in said Cu interconnect pattern in each said metallization layer is encapsulated in a layer of cobalt and wherein a material is introduced into an interconnect structure of at least one said interconnect pattern of at least one said metallization layer that interacts with said cobalt to cause a hexagonal-close-packed (HCP) crystal structure of cobalt to change to a face-centered-cubic (FCC) crystal structure of cobalt, said FCC crystal structure providing a resistance of said cobalt to migrate.

Assignments (5)
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA, INC.
To: TESSERA LLC
Reel/Frame 073658/0771 →
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA LLC
To: ADEIA SEMICONDUCTOR SOLUTIONS LLC
Reel/Frame 073658/0868 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: TESSERA, INC.
Reel/Frame 051489/0557 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 15, 2017
From: BRIGGS, BENJAMIN DAVID; KELLY, JAMES J.; MOTOYAMA, KOICHI; QUON, ROGER ALLAN; RIZZOLO, MICHAEL; STANDAERT, THEODORUS EDUARDUS
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 043292/0352 →