IP Library Granted Patent US 10,923,627
Granted Patent B2
US 10,923,627 · App. 15/679,958 · Granted Feb 16, 2021

Light emitting diodes and associated methods of manufacturing

Inventors: Scott D. Schellhammer (Meridian, ID); Scott E. Sills (Boise, ID); Lifang Xu (Boise, ID); Thomas Gehrke (Boise, ID); Zaiyuan Ren (Boise, ID); Anton J. De Villiers (Boise, ID)
Assignee: Micron Technology, Inc.
H01L33/24H01L33/007H01L33/16H01L33/22H01L33/32
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,923,627
App. No.
15/679,958
Filed
Aug 17, 2017
Granted
Feb 16, 2021
Kind
B2
Examiner
MOVVA, AMAR
Art Unit
2898
USPC
257/76
Abstract

Light emitting diodes and associated methods of manufacturing are disclosed herein. In one embodiment, a light emitting diode (LED) includes a substrate, a semiconductor material carried by the substrate, and an active region proximate to the semiconductor material. The semiconductor material has a first surface proximate to the substrate and a second surface opposite the first surface. The second surface of the semiconductor material is generally non-planar, and the active region generally conforms to the non-planar second surface of the semiconductor material.

Claims (13)

1. A light emitting diode (LED) device, comprising: a substrate having a width defined by a first side edge and a second side edge opposite the first side edge, a backside, and a front side, wherein the front side is planar across the width of the substrate from the first side edge to the second side edge; a first semiconductor material carried by the substrate, the first semiconductor material having—a first major surface that is planar across the width of the substrate from the first side edge to the second side edge, a second major surface opposite the first major surface and farther from the substrate than the first major surface, indentations tapering inwardly from the second major surface toward the substrate to define non-planar areas having an irregular pattern of peaks and valleys; and an active region operably connected to the first semiconductor material via the second major surface, wherein the active region conforms to the indentations; wherein the non-planar areas are spaced apart by planar areas in an irregular pattern that extends from the first side edge to the second side edge.

2. The LED device of claim 1 wherein the first major surface directly contacts the substrate and the active region directly contacts the first semiconductor material at the second major surface.

3. The LED device of claim 2 wherein the active region is epitaxially aligned with the first semiconductor material.

4. The LED device of claim 1 wherein the individual indentations have six sidewalls that converge toward each other from the second major surface.

5. The LED device of claim 1 wherein the indentations are in a non-uniform arrangement at different respective crystal dislocations within the first semiconductor material.

6. The LED device of claim 1 wherein:

the first semiconductor material includes N-type gallium nitride (GaN);

the active region includes indium gallium nitride (InGaN);

the LED device further comprises a second semiconductor material including P-type gallium nitride (GaN); and

the active region is between the first semiconductor material and the second semiconductor material.

7. The LED device of claim 1 wherein the substrate further comprises a buffer material and the first semiconductor material is on the buffer material.

8. The LED device of claim 1 wherein the indentations are at different respective crystal dislocations within the first semiconductor material.

9. The LED device of claim 1 , wherein indentations have different depths into the first semiconductor material.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050709/0838 →
RELEASE OF SECURITY INTEREST Recorded Jul 20, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 046597/0333 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
SUPPLEMENT NO. 6 TO PATENT SECURITY AGREEMENT Recorded Nov 1, 2017
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 044653/0333 →
SUPPLEMENT NO. 6 TO PATENT SECURITY AGREEMENT Recorded Nov 1, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 044348/0253 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 17, 2017
From: SCHELLHAMMER, SCOTT; SILLS, SCOTT; XU, LIFANG; GEHRKE, THOMAS; REN, ZAIYUAN; DE VILLIERS, ANTON
To: MICRON TECHNOLOGY, INC.
Reel/Frame 043324/0195 →
Continuity (3)
Continuation 14510914 · Oct 9, 2014
Division 12703660 · Feb 10, 2010
Related Publication 20170345972A1 · Nov 30, 2017