IP Library Granted Patent US 10,290,621
Granted Patent B2
US 10,290,621 · App. 15/683,065 · Granted May 14, 2019

Method of manufacturing a package-on-package type semiconductor package

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,290,621
App. No.
15/683,065
Granted
May 14, 2019
Kind
B2
Abstract

A method for manufacturing a semiconductor package, for example a package-on-package type semiconductor device package. As non-limiting examples, various aspects of this disclosure provide high-yield methods for manufacturing a package-on-package type semiconductor package, or a portion thereof.

Claims (42)

1. A method of manufacturing a semiconductor package, the method comprising:

attaching an array of package substrates to a carrier, where each package substrate of the array of package substrates has passed testing prior to said attaching the array of package substrates, and each package substrate of the array of package substrates comprises a top side that comprises a die attach region;

for each package substrate of the array of package substrates attaching a respective semiconductor die to the respective die attach region of said each package substrate, where the respective semiconductor die has passed testing prior to said attaching the respective semiconductor die;

for each package substrate of the array of package substrates, forming a respective stacking terminal on the respective top side of said each package substrate and outside of the respective die attach region of said each package substrate;

forming an encapsulating material that covers at least an upper side of each package substrate of the array of package substrates and at least a lateral side of each of the respective semiconductor dies;

for each package substrate of the array of package substrates, forming a respective interposer on an upper side of the encapsulating material and electrically connected to the respective stacking terminal formed on the respective top side of said each package substrate;

removing the array of package substrates, semiconductor dies, and stacking terminals from the carrier; and

attaching a respective interconnection structure to a respective bottom side of each package substrate of the array of package substrates.

2. The method of claim 1 , comprising singulating the package substrates from the array of package substrates by cutting the encapsulating material and without cutting the package substrates.

3. The method of claim 1 , wherein said forming the respective interposer comprises stacking a respective preformed interposer on the upper side of the encapsulating material and electrically connecting the respective preformed interposer to the respective stacking terminal, wherein the respective preformed interposer is formed before said stacking the respective preformed interposer.

4. The method of claim 1 , comprising after said removing the array of package substrates, semiconductor dies, and stacking terminals from the carrier, reusing the carrier.

5. The method of claim 1 , comprising thinning the encapsulating material, and flattening the stacking terminals while thinning the encapsulating material.

6. The method of claim 1 , wherein said forming an encapsulating material is performed after said forming the respective stacking terminal on said each package substrate.

7. A method of manufacturing a semiconductor package, the method comprising:

attaching an array of package substrates to a carrier, a respective bottom side of each of the package substrates attached to a top side of the carrier, where each package substrate of the array of package substrates has passed testing prior to said attaching the array of package substrates, and each package substrate of the array of package substrates comprises a top side that comprises a die attach region;

for each package substrate of the array of package substrates, attaching a respective semiconductor die to the respective die attach region of said each package substrate;

for each package substrate of the array of package substrates, forming a respective stacking terminal on the respective top side of said each package substrate and outside of the respective die attach region of said each package substrate;

forming an encapsulating material that covers at least an upper side of each package substrate of the array of package substrates and at least a lateral side of each of the respective semiconductor dies; and

singulating package structures from the encapsulating material, the array of package substrates, the semiconductor dies, and the stacking terminals,

wherein prior to said singulating, the array of package substrates, the semiconductor dies, and the stacking terminals are encapsulated in the encapsulating material.

8. The method of claim 7 , wherein said attaching a respective semiconductor die to the respective die attach region of said each package substrate comprises attaching the respective semiconductor die to the respective die attach region of said each package substrate while said each package substrate is attached to the carrier.

9. The method of claim 7 , wherein said singulating package structures comprises singulating the package structures without cutting the encapsulated package substrates.

10. The method of claim 7 , wherein the stacking terminals comprise copper.

11. The method of claim 7 , comprising thinning the encapsulating material, and flattening the stacking terminals while thinning the encapsulating material.

12. The method of claim 11 , wherein after said thinning the encapsulating material, the semiconductor dies remain covered by the encapsulating material.

13. The method of claim 7 , wherein said forming an encapsulating material is performed after the forming of the stacking terminals.

14. A method of manufacturing a semiconductor package, the method comprising:

forming an array of package structures on a carrier, the array of package structures comprising:

an array of package substrates on the carrier, a respective bottom side of each of the package substrates coupled to a top side of the carrier, where each package substrate of the array of package substrates has passed testing prior to said forming the array of package substrates;

on a respective top side of each package substrate of the array of package substrates:

a respective semiconductor die coupled to the respective top side; and

a respective stacking terminal coupled to the respective top side and outside a lateral perimeter of the respective semiconductor die; and

an encapsulating material that encapsulates the array of package substrates, the semiconductor dies, and the stacking terminals; and

singulating package structures from the encapsulated array of package substrates, the semiconductor dies, and the stacking terminals.

15. The method of claim 14 , wherein said forming the array of package structures on the carrier comprises coupling the respective semiconductor die to the respective top side of the respective package substrate while the respective package substrate is coupled to the carrier.

16. The method of claim 14 , wherein said singulating package structures comprises singulating the package structures without cutting the encapsulated package substrates.

17. The method of claim 14 , wherein said forming the array of package structures comprises thinning the encapsulating material, and flattening the stacking terminals while thinning the encapsulating material.

18. The method of claim 14 , wherein said forming the array of package structures on the carrier comprises forming the encapsulating material after said stacking terminals have been formed.

19. The method of claim 14 , wherein:

the array of package structures comprises an array of interposers on an upper side of the encapsulating material, wherein each interposer of the array of interposers is electrically connected to the respective stacking terminal of a respective package substrate of the array of package substrates; and

the encapsulating material encapsulates lateral sides of each package substrate of the array of package substrates.

20. The method of claim 19 , wherein respective lateral sides of each interposer of the array of interposers are exposed from the encapsulating material.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 12, 2020
From: AMKOR TECHNOLOGY, INC.
To: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE.LTD.
Reel/Frame 054046/0673 →
SECURITY INTEREST Recorded Aug 1, 2018
From: AMKOR TECHNOLOGY, INC.
To: BANK OF AMERICA, N.A., AS AGENT
Reel/Frame 046683/0139 →