IP Library Granted Patent US 10,394,479
Granted Patent B2
US 10,394,479 · App. 15/749,402 · Granted Aug 27, 2019

Solid state storage device with quick boot from NAND media

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,394,479
App. No.
15/749,402
Granted
Aug 27, 2019
Kind
B2
Abstract

Several embodiments of memory devices and related methods for initializing such memory devices based on initialization information on stored in NAND-based memory media. In one embodiment, a memory device can include a controller operably coupled to the memory media. The controller is configured to determine whether the initialization information stored at a region of the memory media is valid, initialize the memory device based at least in part on the initialization information when valid, and invalidate the initialization information stored at the region of the memory media by writing to the region of the memory media without first erasing the region of the memory media.

Claims (28)

1. A memory device, comprising:

a memory media having a region that stores initialization information; and

a controller operably coupled to the memory media, wherein the controller is configured to—

determine whether the initialization information stored at the region of the memory media is valid,

initialize the memory device based at least in part on the initialization information when valid, and

invalidate the initialization information stored at the region of the memory media by writing to the region of the memory media without first erasing the region of the memory media.

2. The memory device of claim 1 wherein:

the region of the memory media is a NAND memory page located within a NAND memory block; and

writing to the region of the memory media includes writing to the NAND memory page without first erasing the NAND memory block.

3. The memory device of claim 2 wherein the controller is further configured to:

write the initialization information to the NAND memory page before shutdown of the memory device; and

read the initialization information from the NAND memory page upon startup of the memory device after the shutdown.

4. The memory device of claim 1 wherein:

the region of the memory media is a first region; and

the controller is further configured to—

update the initialization information, and

store the updated initialization information in a second region of the memory media.

5. The memory device of claim 4 wherein the memory media is a NAND-based memory media.

6. The memory device of claim 4 wherein:

the region of the memory media is a first region;

the updated initialization information includes a memory pointer; and

the controller is further configured to identify a second region of the memory media available for writing based on the memory pointer.

7. The memory device of claim 1 wherein the controller is further configured to:

read out data from the region of the memory media;

perform an error code correction routine on at least a portion of the data read out from the region of the memory media; and

determine whether the initialization information is valid based on a result of the error code correction.

8. The memory device of claim 1 wherein the memory media does not comprise random access memory.

9. The memory device of claim 1 wherein writing to the region of the memory media includes re-writing the same initialization information to the region of the memory media.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 11, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050713/0001 →
SUPPLEMENT NO. 9 TO PATENT SECURITY AGREEMENT Recorded Aug 9, 2018
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 047282/0463 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2018
From: LIANG, QING; HE, DEPING
To: MICRON TECHNOLOGY, INC.
Reel/Frame 044789/0461 →