IP Library Granted Patent US 10,331,377
Granted Patent B2
US 10,331,377 · App. 15/800,958 · Granted Jun 25, 2019

NAND flash thermal alerting

Inventors: Naveen Vittal Prabhu (Folsom, CA); Aliasgar S. Madraswala (Folsom, CA); Simon Ramage (Vancouver, CA)
Assignee: Micron Technology, Inc.
G06F3/0653G06F3/0604G06F3/0679
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,331,377
App. No.
15/800,958
Granted
Jun 25, 2019
Kind
B2
Abstract

Devices and techniques for NAN flash thermal alerting are disclosed herein. A NAND array operation is received at a controller of a storage device that includes a NAND array. The controller evaluates a thermal condition of the NAND array in response to receipt of the NAND array operation. The controller then communicates the thermal condition along with a result of the NAND array operation.

Claims (47)

1. A NAND device for NAND Flash thermal alerting, the NAND device comprising:

a NAND array; and

a controller to:

receive a NAND array operation that operates on a die of the NAND array;

evaluate a thermal condition of the NAND array in response to receipt of the NAND array operation, the evaluation including:

retrieval of a temperature from a thermometer of the die; and

application of a quantification to the temperature, the quantification selected from a finite set of quantifications; and

communicate the thermal condition along with a result of the NAND array operation.

2. The NAND device of claim 1 , wherein, to evaluate the thermal condition, the controller compares the temperature to a threshold, and wherein the finite set of quantifications has two members, a first member to indicate that the thermal condition is beyond the threshold and a second member to indicate that the thermal condition is not beyond the threshold.

3. The NAND device of claim 2 , wherein the threshold is a temperature range, and wherein the first member indicates that the temperature is outside of the range and the second member indicates that the temperature is within the range.

4. The NAND device of claim 3 , wherein the range is set at the controller by a media-local-bus interface command from a host device.

5. The NAND device of claim 4 , wherein the controller is to disable evaluation of the thermal condition in response a range setting with a lower bound and upper bound outside of a pre-determined values.

6. The NAND device of claim 2 , wherein, to communicate the thermal condition, the controller sets a status bit with first member value or a second member value.

7. The NAND device of claim 1 , wherein the NAND array operation is one of read page, read cache sequence, read cache random, read cache last, snap read, read retry, moving read reference, corrective read, soft read, channel calibration, single bit soft read, program, one-time-programmable program, cache program, erase suspend and resume, auto erase suspend, program resume, or program suspend-and-resume.

8. A method for NAND Flash thermal alerting, the method comprising:

receiving NAND array operation at a controller of a storage device that includes a NAND array, wherein the NAND array operation operates on a die of the NAND array;

evaluating, by the controller, a thermal condition of the NAND array in response to receipt of the NAND array operation, the evaluating including:

retrieving a temperature from a thermometer of the die; and

applying a quantification to the temperature, the quantification selected from a finite set of quantifications; and

communicating, by the controller, the thermal condition along with a result of the NAND array operation.

9. The method of claim 8 , wherein evaluating the thermal condition includes comparing the temperature to a threshold, and wherein the finite set of quantifications has two members, a first member to indicate that the thermal condition is beyond the threshold and a second member to indicate that the thermal condition is not beyond the threshold.

10. The method of claim 9 , wherein the threshold is a temperature range, and wherein the first member indicates that the temperature is outside of the range and the second member indicates that the temperature is within the range.

11. The method of claim 10 , wherein the range is set at the controller by a media-local-bus interface command from a host device.

12. The method of claim 11 , comprising disabling evaluating the thermal condition in response a range setting with a lower bound and upper bound outside of a pre-determined values.

13. The method of claim 9 , wherein communicating the thermal condition includes setting a status bit with first member value or a second member value.

14. The method of claim 8 , wherein the NAND array operation is one of read page, read cache sequence, read cache random, read cache last, snap read, read retry, moving read reference, corrective read, soft read, channel calibration, single bit soft read, program, one-time-programmable program, cache program, erase suspend and resume, auto erase suspend, program resume, or program suspend-and-resume.

15. At least one machine readable medium including instructions that, when executed by processing circuitry, cause the processing circuitry to perform operations comprising:

receiving NAND array operation at a controller of a storage device that includes a NAND array, wherein the NAND array operation operates on a die of the NAND array;

evaluating, by the controller, a thermal condition of the NAND array in response to receipt of the NAND array operation, the evaluating including:

retrieving a temperature from a thermometer of the die; and

applying a quantification to the temperature, the quantification selected from a finite set of quantifications; and

communicating, by the controller, the thermal condition along with a result of the NAND array operation.

16. The machine readable medium of claim 15 , wherein evaluating the thermal condition includes comparing the temperature to a threshold, and wherein the finite set of quantifications has two members, a first member to indicate that the thermal condition is beyond the threshold and a second member to indicate that the thermal condition is not beyond the threshold.

17. The machine readable medium of claim 16 , wherein the threshold is a temperature range, and wherein the first member indicates that the temperature is outside of the range and the second member indicates that the temperature is within the range.

18. The machine readable medium of claim 17 , wherein the range is set at the controller by a media-local-bus interface command from a host device.

19. The machine readable medium of claim 18 , wherein the operations comprise disabling evaluating the thermal condition in response a range setting with a lower bound and upper bound outside of a pre-determined values.

20. The machine readable medium of claim 16 , wherein communicating the thermal condition includes setting a status bit with first member value or a second member value.

21. The machine readable medium of claim 15 , wherein the NAND array operation is one of read page, read cache sequence, read cache random, read cache last, snap read, read retry, moving read reference, corrective read, soft read, channel calibration, single bit soft read, program, one-time-programmable program, cache program, erase suspend and resume, auto erase suspend, program resume, or program suspend-and-resume.

22. The NAND device of claim 1 , wherein the NAND array operation is not one of set feature, get feature, media-local-bus interface, enhanced media-local-bus interface, read unique identification, read parameter page, or reset.

23. The NAND device of claim 4 , wherein the temperature range has a lower bound of negative thirty-seven degrees Celsius and an upper bound of one hundred and twenty five degrees Celsius with a resolution of one degree Celsius.

24. The NAND device of claim 6 , wherein the status bit is not changed until a reset operation or another NAND array operation for the die.

25. The method of claim 8 , wherein the NAND array operation is not one of set feature, get feature, media-local-bus interface, enhanced media-local-bus interface, read unique identification, read parameter page, or reset.

26. The method of claim 11 , wherein the temperature range has a lower bound of negative thirty-seven degrees Celsius and an upper bound of one hundred and twenty five degrees Celsius with a resolution of one degree Celsius.

27. The method of claim 13 , wherein the status bit is not changed until a reset operation or another NAND array operation for the die.

28. The machine readable medium of claim 15 , wherein the NAND array operation is not one of set feature, get feature, media-local-bus interface, enhanced media-local-bus interface, read unique identification, read parameter page, or reset.

29. The machine readable medium of claim 18 , wherein the temperature range has a lower bound of negative thirty-seven degrees Celsius and an upper bound of ninety degrees Celsius with a resolution of one degree Celsius.

30. The machine readable medium of claim 20 , wherein the status bit is not changed until a reset operation or another NAND array operation for the die.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050716/0678 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
SUPPLEMENT NO. 7 TO PATENT SECURITY AGREEMENT Recorded Feb 6, 2018
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 045267/0833 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 14, 2017
From: PRABHU, NAVEEN VITTAL; MADRASWALA, ALIASGAR S; RAMAGE, SIMON
To: MICRON TECHNOLOGY, INC.
Reel/Frame 044125/0032 →
Continuity (1)
Related Publication 20190129648A1 · May 2, 2019
Cited By (1)
US 12,688,118