IP Library Granted Patent US 10,763,131
Granted Patent B2
US 10,763,131 · App. 15/817,000 · Granted Sep 1, 2020

Semiconductor device with a multi-layered encapsulant and associated systems, devices, and methods

Inventors: Shijian Luo (Boise, ID); Jonathan S. Hacker (Meridian, ID)
Assignee: Micron Technology, Inc.
H01L21/563H01L23/3157H01L24/16H01L24/29H01L24/73H01L24/81H01L24/91H01L24/83H01L2224/131H01L2224/13082H01L2224/16227H01L2224/26145H01L2224/29023H01L2224/73104H01L2224/73204H01L2224/81191H01L2224/81815H01L2224/83007H01L2224/83191H01L2224/83193H01L2224/9211H01L2224/94H01L2924/18161
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,763,131
App. No.
15/817,000
Granted
Sep 1, 2020
Kind
B2
Abstract

A semiconductor device includes a substrate including traces, wherein the traces protrude above a top surface of the substrate; a prefill material over the substrate and between the traces, wherein the prefill material directly contacts peripheral surfaces of the traces; a die attached over the substrate; and a wafer-level underfill between the prefill material and the die.

Claims (37)

1. A semiconductor device, comprising:

a substrate including traces, wherein the traces protrude above a top surface of the substrate;

a prefill material over the substrate and between the traces, wherein:

the prefill material directly contacts peripheral surfaces of the traces,

the prefill material corresponds to a first viscosity level for a manufacturing condition,

the prefill material includes a nonconductive liquid encapsulant;

a die attached over the substrate; and

a wafer-level underfill between the prefill material and the die, the wafer-level underfill corresponding to a second viscosity level for the manufacturing condition;

wherein:

the first viscosity level is lower than the second viscosity level; and

the prefill material includes solder mask with a top surface that is coplanar with or below one or more top surfaces of the traces located between peripheral edges of the die.

2. The semiconductor device of claim 1 wherein the prefill material includes a nonconductive paste (NCP).

3. The semiconductor device of claim 2 wherein the NCP includes a fluxing function or trait.

4. The semiconductor device of claim 2 wherein the NCP has a top surface that is coplanar with or above one or more top surfaces of the traces.

5. The semiconductor device of claim 1 wherein the nonconductive liquid encapsulant has a top surface that is coplanar with or below one or more top surfaces of the traces.

6. The semiconductor device of claim 1 wherein the prefill material directly contacts the wafer-level underfill.

7. The semiconductor device of claim 1 wherein:

the prefill material directly contacts the top surface of the substrate;

the die includes a bottom surface and pillars protruding from the die, wherein the pillars are electrically coupled to the traces; and

the wafer-level underfill directly contacts the bottom surface of the die and the pillars.

8. A method of manufacturing a semiconductor device, comprising:

providing a substrate including traces, wherein the traces protrude above a top surface of the substrate;

forming a prefill material over the substrate and between the traces based on jetting a nonconductive liquid encapsulant between the traces, wherein

the prefill material directly contacts peripheral surfaces of the traces; and

jetting the nonconductive liquid encapsulant includes jetting the nonconductive liquid encapsulant with a top surface thereof coplanar with or below top surfaces of one or more of the traces located between peripheral edges of the die; and

attaching an interim structure to the substrate over the prefill material, wherein the interim structure includes a die and a wafer-level underfill between the die and the prefill material.

9. The method of claim 8 wherein jetting the nonconductive liquid encapsulant includes using a high precision jetting process for controlling a location in jetting the nonconductive liquid encapsulant, a volume of the nonconductive liquid encapsulant at the location, or a combination thereof.

10. The method of claim 9 wherein jetting the nonconductive liquid encapsulant includes keeping the nonconductive liquid encapsulant away from top surfaces of the traces.

11. The method of claim 8 further comprising at least partially curing the nonconductive liquid encapsulant before attaching the interim structure.

12. The method of claim 8 wherein attaching the interim structure includes attaching the interim structure without curing the nonconductive liquid encapsulant.

13. The method of claim 8 further comprising at least partially removing a solder mask from between the traces.

14. The method of claim 13 wherein the solder mask between the traces are coplanar with or below top surfaces of one or more of the traces.

15. The method of claim 8 further comprising assembling the interim structure including:

providing the die including pillars extending from a bottom surface of the die;

forming solder bumps on the pillars opposite the die; and

laminating the wafer-level underfill directly contacting the bottom surface and pillars.

16. The method of claim 15 wherein attaching the interim structure includes reflowing the solder bumps and the wafer-level underfill, wherein the solder bumps directly contact the traces and the pillars and the wafer-level underfill directly contacts the prefill material.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050716/0678 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
SUPPLEMENT NO. 7 TO PATENT SECURITY AGREEMENT Recorded Feb 6, 2018
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 045267/0833 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 17, 2017
From: LUO, SHIJIAN; HACKER, JONATHAN S.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 044165/0795 →