IP Library Granted Patent US 10,977,186
Granted Patent B2
US 10,977,186 · App. 15/819,941 · Granted Apr 13, 2021

Last written page searching

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,977,186
App. No.
15/819,941
Granted
Apr 13, 2021
Kind
B2
Abstract

An example method of the present disclosure includes, responsive to a loss of last written page information by a memory system, initiating a last written page search to determine last written page information of a memory device, where the last written page search is initiated via a command from a controller of the memory system to the memory device, responsive to receiving the command, performing the last written page search on the memory device, and providing the last written page information to the controller.

Claims (51)

1. A method, comprising:

responsive to a loss of last written page information by a memory system, initiating a last written page search to determine last written page information of a plurality of memory devices, wherein the last written page search is initiated via a single command from a controller of the memory system to a plurality of channels within the memory system and to the plurality of memory devices within each channel concurrently;

responsive to receiving the single command, performing the last written page search on the plurality of memory devices and the plurality of channels concurrently;

providing the last written page information to the controller;

wherein the last written page information indicates whether memory cells of a last written page are fully programmed;

wherein the last written page search commences by performing a word line search for determining a particular word line using a binary search of word lines for a particular one of a group of sub-blocks;

wherein the binary search of the word lines includes setting a start pointer to a first word line and an end pointer to a last word line and performing an erase check of the particular one of the group of sub-blocks; and

responsive to determining the particular word line corresponding to a last written page of a block, performing a subsequent binary search of sub-blocks coupled to the particular word line to determine a particular sub-block in which the last written page of the block is located.

2. The method of claim 1 , wherein subsequent to receiving the command, no read data is sent to the controller from the plurality of memory devices before providing the last written page information to the controller.

3. The method of claim 1 , wherein performing the last written page search comprises determining an access line address and a sub-block address of the last written page without further intervention by the controller.

4. The method of claim 3 , wherein performing the last written page search further comprises determining a status of the last written page.

5. The method of claim 4 , wherein determining the status of the last written page comprises reading status information stored in the last written page.

6. The method of claim 1 , wherein the plurality of memory devices maintains a page map that provides a physical page address for each of a plurality of combinations of an access line address and a sub-block address.

7. The method of claim 1 , wherein the loss of last written page information by the memory system is caused by an asynchronous power loss event.

8. The method of claim 1 , wherein the plurality of memory devices comprises a plurality of decks of memory cells, wherein performing the last written page search comprises determining which of the plurality of decks comprises the last written page.

9. The method of claim 1 , wherein the command is a last written page search command.

10. An apparatus, comprising:

a system controller;

a plurality of memory devices, within a plurality of channels operating independently external to the system controller and comprising respective internal controllers;

wherein the system controller is configured to send a single command to the respective internal controllers within the plurality of channels and the plurality of memory devices concurrently responsive to a loss of last written page information;

wherein the respective internal controllers are configured to:

concurrently perform a last written page search on the plurality of channels and the plurality of memory devices to determine last written page information of the plurality of memory devices and the plurality of channels responsive to receiving the command; and

provide the determined last written page information for each of the plurality of memory devices and the plurality of channels to the system controller;

wherein the last written page information indicates whether memory cells of a last written page are fully programmed;

wherein the last written page search commences by performing a word line search for determining a particular word line using a binary search of word lines for a particular one of a group of sub-blocks;

wherein the binary search of the word lines includes setting a start pointer to a first word line and an end pointer to a last word line and performing an erase check of the particular one of the group of sub-blocks; and

responsive to determining the particular word line corresponding to a last written page of a block, performing a subsequent binary search of sub-blocks coupled to the particular word line to determine a particular sub-block in which the last written page of the block is located.

11. The apparatus of claim 10 , wherein the respective internal controllers comprise a page map.

12. The apparatus of claim 10 , wherein data stored in the last written page comprises information which indicates whether the memory cells of the last written page are fully programmed.

13. The apparatus of claim 10 , wherein the respective internal controllers are configured to assign an indicator to the last written page information that indicates the last written page information to the system controller.

14. The apparatus of claim 13 , wherein the system controller is configured to read the last written page information based on the indicator.

15. The apparatus of claim 10 , wherein the system controller is configured to read the last written page information.

16. An apparatus, comprising:

a system controller comprising a device interface and a host interface;

a plurality of memory devices within a plurality of channels operating independently coupled to the system controller by the device interface, the plurality of memory devices each comprising:

an internal controller; and

a block of memory cells comprising a plurality of sub-blocks, each sub-block comprising physical pages respectively coupled different ones of a plurality of word lines;

wherein the system controller is configured to send a single command concurrently to the respective internal controllers of the plurality of channels and the plurality of memory devices within each channel responsive to a loss of last written page information;

wherein each of the internal controllers is configured to:

responsive to receiving the command, perform an erased page check on at least some of the pages of the block to determine a last written page; and

provide, to the system controller, last written page information for each of the plurality of memory devices and the plurality of channels that includes an address corresponding to the last written page;

wherein the last written page information indicates whether the memory cells of the last written page are fully programmed;

wherein determining the last written page includes commencing a last written page search by performing a word line search for determining a particular word line using a binary search of word lines for a particular one of the plurality of sub-blocks;

wherein the binary search of the word lines includes setting a start pointer to a first word line and an end pointer to a last word line and performing the erased page check of the particular one of the plurality of sub-blocks; and

responsive to determining the particular word line corresponding to a last written page of a block, performing a subsequent binary search of sub-blocks coupled to the particular word line to determine a particular sub-block in which the last written page of the block is located.

17. The apparatus of claim 16 , wherein the last written page information includes a feature address.

18. The apparatus of claim 16 , wherein the last written page information provided to the system controller includes a status of the last written page as determined by the respective internal controllers.

19. The apparatus of claim 16 , wherein data stored in the last written page comprises information which indicates whether the memory cells of the last written page are fully programmed.

20. The apparatus of claim 16 , wherein the erased page check performed on the at least some of the pages of the block comprises reading an erase status from the at least some of the pages.

21. The apparatus of claim 16 , wherein the plurality of memory devices is coupled to the system controller via a plurality of channels; and wherein at least two of the memory devices are configured to perform an erased page check in parallel.

22. The apparatus of claim 16 , wherein the address corresponding to the last written page comprises an access line address and a sub-block address.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050716/0678 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
SUPPLEMENT NO. 7 TO PATENT SECURITY AGREEMENT Recorded Feb 6, 2018
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 045267/0833 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 21, 2017
From: SRINIVASAN, DHEERAJ; MOHAMMADZADEH, ALI; MILLER, MICHAEL G.; ZHANG, XIAOXIAO; HOEI, JUNG SHENG
To: MICRON TECHNOLOGY, INC.
Reel/Frame 044193/0954 →