IP Library Granted Patent US 10,411,186
Granted Patent B2
US 10,411,186 · App. 15/848,399 · Granted Sep 10, 2019

Semiconductor devices including silver conductive materials

Inventors: Sanh D. Tang (Kuna, ID); Scott E. Sills (Boise, ID); Whitney L. West (Boise, ID); Rob B. Goodwin (Eagle, ID); Nishant Sinha (Boise, ID)
Assignee: Micron Technology, Inc.
H01L45/1266H01L21/7684H01L21/76843H01L21/76849H01L21/76858H01L21/76877H01L21/76882H01L21/76883H01L23/53247H01L23/53252H01L45/04H01L45/085H01L45/1233H01L45/141H01L45/142H01L45/143H01L45/145H01L45/146H01L45/16H01L45/1608H01L2924/0002
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,411,186
App. No.
15/848,399
Granted
Sep 10, 2019
Kind
B2
Abstract

Methods of forming conductive elements, such as interconnects and electrodes, for semiconductor structures and memory cells. The methods include forming a first conductive material and a second conductive material comprising silver in a portion of at least one opening and performing a polishing process to fill the at least one opening with at least one of the first and second conductive materials. An annealing process may be performed to form a mixture or an alloy of the silver and the first conductive material. The methods enable formation of silver-containing conductive elements having reduced dimensions (e.g., less than about 20 nm). The resulting conductive elements have a desirable resistivity. The methods may be used, for example, to form interconnects for electrically connecting active devices and to form electrodes for memory cells. A semiconductor structure and a memory cell including such a conductive structure are also disclosed.

Claims (25)

1. A semiconductor device, comprising:

a conductive structure and an interlayer dielectric material overlying an electrode;

a dielectric material directly overlying the interlayer dielectric material;

at least one memory material comprising at least one of a chalcogenide material or an oxide material in direct contact with the dielectric material, the conductive structure, and the interlayer dielectric material, the at least one memory material in direct contact with sidewalls of the dielectric material and with upper surfaces of the conductive structure and the interlayer dielectric material; and

a conductive material directly overlying the at least one of the chalcogenide material or the oxide material, the conductive material comprising silver and tantalum.

2. The semiconductor device of claim 1 , wherein the conductive material comprising silver and tantalum comprises tantalum overlying the silver.

3. The semiconductor device of claim 1 , further comprising a liner over the conductive material, the liner comprising at least one of platinum, tantalum, aluminum (Al), lead (Sb), copper, iridium, titanium, nickel, cobalt, ruthenium, or rhodium.

4. The semiconductor device of claim 1 , wherein the conductive material comprising silver and tantalum comprises an alloy of silver and at least one of platinum, aluminum, tin, copper, iridium, titanium, nickel, cobalt, ruthenium, and rhodium.

5. A semiconductor device, comprising:

a conductive structure and an interlayer dielectric material overlying an electrode;

a memory material comprising at least one of a chalcogenide material or an oxide material between the interlayer dielectric material and a dielectric material overlying the interlayer dielectric material, the at least one of the chalcogenide material or the oxide material direct contact with lower surfaces of the dielectric material and with upper surfaces of the conductive structure and the interlayer dielectric material; and

a conductive material directly overlying the at least one of the chalcogenide material or the oxide material, the conductive material comprising silver and tantalum.

6. A semiconductor device, comprising:

an interlayer dielectric material laterally adjacent to a conductive structure overlying an electrode;

a dielectric material directly overlying the interlayer dielectric material;

a memory material comprising at least one of a chalcogenide material or an oxide material between the interlayer dielectric material and the dielectric material, the at least one of the chalcogenide material or the oxide material directly overlying the conductive structure and the interlayer dielectric material; and

a conductive material directly overlying the at least one of the chalcogenide material or the oxide material, the conductive material comprising silver and tantalum.

7. The semiconductor device of claim 6 , wherein the at least one of the chalcogenide material or the oxide material directly overlies the conductive structure and directly underlies the dielectric material.

8. A semiconductor device, comprising:

a conductive structure and a dielectric material overlying an electrode;

an interlayer dielectric material laterally adjacent to the conductive structure;

a memory material comprising at least one of a chalcogenide material or an oxide material in contact with the conductive structure; and

a conductive element overlying and in contact with the at least one of the chalcogenide material or the oxide material, the at least one of the chalcogenide material or the oxide material laterally adjacent to the dielectric material and the conductive element, an upper surface of the conductive element being coplanar with an upper surface of the dielectric material, and the conductive element comprising silver, a silver mixture, or a silver alloy.

9. The semiconductor device of claim 8 , wherein the at least one of the chalcogenide material or the oxide material is between the conductive structure and the dielectric material.

10. The semiconductor device of claim 8 , wherein the at least one of the chalcogenide material or the oxide material is between the dielectric material and the conductive element.

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050716/0678 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
SUPPLEMENT NO. 7 TO PATENT SECURITY AGREEMENT Recorded Feb 6, 2018
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 045267/0833 →
Continuity (4)
Continuation 15375457 · Dec 12, 2016
Division 13961479 · Aug 7, 2013
Division 13050725 · Mar 17, 2011
Related Publication 20180114901A1 · Apr 26, 2018