IP Library Granted Patent US 10,920,337
Granted Patent B2
US 10,920,337 · App. 15/855,466 · Granted Feb 16, 2021

Methods for forming single crystal silicon ingots with improved resistivity control

Inventors: Richard J. Phillips (St. Peters, MO); Parthiv Daggolu (Creve Coeur, MO); Eric Gitlin (St. Peters, MO); Robert Standley (Chesterfield, MO); HyungMin Lee (Chungcheongnam-do, KR); Nan Zhang (O'Fallon, MO); Jae-Woo Ryu (Chesterfield, MO); Soubir Basak (Chandler, AZ)
Assignee: GlobalWafers Co., Ltd.
C30B15/20C30B15/04C30B29/06
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,920,337
App. No.
15/855,466
Granted
Feb 16, 2021
Kind
B2
Abstract

Methods for forming single crystal silicon ingots with improved resistivity control and, in particular, methods that involve gallium or indium doping are disclosed. In some embodiments, the ingots are characterized by a relatively high resistivity.

Claims (21)

1. A method for producing a single crystal silicon product ingot, the method comprising:

adding polycrystalline silicon to a crucible;

heating the polycrystalline silicon to cause a silicon melt to form in the crucible;

adding a first dopant selected from the group consisting of gallium and indium to the crucible to form a silicon melt comprising silicon and the first dopant;

pulling a sample ingot from the silicon melt comprising silicon and the first dopant, the sample ingot having a resistivity, there being a silicon melt comprising silicon and first dopant disposed in the crucible after the sample ingot is pulled;

measuring the resistivity of the sample ingot;

adding an amount of phosphorous as a second dopant to the silicon melt comprising silicon and the first dopant to form a silicon melt comprising silicon, the first dopant and phosphorous, phosphorous being added after the resistivity of the sample ingot is measured, the amount of phosphorous added to the silicon melt being based at least in part on the measured resistivity of the sample ingot; and

pulling the single crystal silicon product ingot from the silicon melt comprising silicon, the first dopant and phosphorous.

2. The method as set forth in claim 1 wherein the amount of phosphorous added to the silicon melt comprising silicon and the first dopant is based at least in part on a target resistivity of at least a portion of the single crystal silicon product ingot.

3. The method as set forth in claim 2 wherein the target resistivity is a minimum resistivity.

4. The method as set forth in claim 3 wherein the minimum resistivity is at least about 1,500 Ω-cm.

5. The method as set forth in claim 2 wherein the target resistivity is a maximum resistivity.

6. The method as set forth in claim 1 wherein the first dopant is gallium.

7. The method as set forth in claim 6 wherein the melt comprising gallium has a concentration of gallium in the melt after gallium is added to the crucible, the concentration of gallium being less than about 0.5 ppma.

8. The method as set forth in claim 6 wherein gallium is added to the crucible as a silicon-gallium alloy.

9. The method as set forth in claim 1 wherein the first dopant is indium.

10. The method as set forth in claim 9 wherein the melt comprising indium has a concentration of indium in the melt after indium is added to the crucible, the concentration of indium being less than about 0.5 ppma.

11. The method as set forth in claim 9 wherein indium is added to the crucible as a silicon-indium alloy.

12. The method as set forth in claim 1 wherein the measured resistivity of the sample ingot is about 10,000 ohm-cm or less.

13. The method as set forth in claim 1 wherein the polycrystalline silicon is semiconductor grade silicon.

14. The method as set forth in claim 1 comprising measuring the resistivity of the sample ingot with a four-point resistivity probe.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 3, 2021
From: PHILLIPS, RICHARD J.; DAGGOLU, PARTHIV; GITLIN, ERIC MICHAEL; STANDLEY, ROBERT W.; LEE, HYUNGMIN; ZHANG, NAN; RYU, JAE-WOO
To: GLOBALWAFERS CO., LTD.
Reel/Frame 055131/0877 →
CHANGE OF NAME Recorded Feb 3, 2021
From: MEMC ELECTRONIC MATERIALS, INC.
To: SUNEDISON, INC.
Reel/Frame 055209/0053 →
SEPARATION AGREEMENT Recorded Feb 3, 2021
From: SUNEDISON, INC.
To: SUNEDISON SEMICONDUCTOR LIMITED
Reel/Frame 055209/0180 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 3, 2021
From: SUNEDISON SEMICONDUCTOR LIMITED; MEMC JAPAN LTD; MEMC ELECTRONIC MATERIALS S.P.A
To: GLOBALWAFERS CO., LTD.
Reel/Frame 055209/0381 →
EMPLOYMENT AGREEMENT Recorded Feb 2, 2021
From: BASAK, SOUBIR
To: MEMC ELECTRONIC MATERIALS, INC.
Reel/Frame 055205/0200 →
Continuity (2)
Provisional Application 62439743 · Dec 28, 2016
Related Publication 20180179660A1 · Jun 28, 2018
Cited By (1)
US 12,351,938