IP Library Granted Patent US 10,115,642
Granted Patent B2
US 10,115,642 · App. 15/893,414 · Granted Oct 30, 2018

Semiconductor devices comprising nitrogen-doped gate dielectric, and methods of forming semiconductor devices

Inventor: Yoshikazu Moriwaki (Higashihiroshima, JP)
Assignee: Micron Technology, Inc.
H01L21/823857H01L21/823842H01L27/092H01L21/28158H01L21/31155H01L29/49H01L29/513H01L29/517H01L29/518
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,115,642
App. No.
15/893,414
Filed
Feb 9, 2018
Granted
Oct 30, 2018
Kind
B2
Art Unit
2896
USPC
257/369
Abstract

Some embodiments include semiconductor devices having first transistors of a first channel type and having second transistors of a second channel type. The first transistors include a first gate electrode, a first nitrogen-doped gate dielectric layer and a first high-k material. The second transistors include a second gate electrode, a second nitrogen-doped gate dielectric layer and a second high-k material. The second nitrogen-doped gate dielectric layer is doped with nitrogen to a different peak concentration than the first nitrogen-doped gate dielectric layer. Some embodiments include methods of forming PMOS and NMOS transistors having nitrogen-doped gate dielectric material.

Claims (40)

1. A method of forming a semiconductor device comprising:

forming a gate dielectric layer extending across a location of a channel region of a PMOS transistor and across a location of a channel region of an NMOS transistor;

doping a first region of the gate dielectric layer with nitrogen to a first concentration;

after doping the first region of the gate dielectric layer with the nitrogen to the first concentration, doping a second region of the gate dielectric layer with nitrogen to a second concentration different from the first concentration; one of the nitrogen-doped first and second regions of the gate dielectric layer including a nitrogen-doped NMOS gate dielectric material over and in direct physical contact with the channel region location of the NMOS transistor, and the other of the nitrogen-doped first and second regions of the gate dielectric layer including a nitrogen-doped PMOS gate dielectric material over and in direct physical contact with the channel region location of the PMOS transistor; and

the nitrogen-doped NMOS gate dielectric material being doped to a higher concentration of nitrogen than the nitrogen-doped PMOS gate dielectric material.

2. The method of claim 1 , wherein the gate dielectric layer comprises silicon oxide.

3. The method of claim 1 , wherein the nitrogen-doped first region of the gate dielectric layer includes the nitrogen-doped PMOS gate dielectric material.

4. The method of claim 3 , wherein the nitrogen doping of the first region of the gate dielectric layer is accomplished utilizing a blanket nitrogen implant which also dopes the nitrogen into the second region of the gate dielectric layer to the first concentration.

5. The method of claim 1 , wherein the nitrogen-doped first region of the gate dielectric layer includes the nitrogen-doped NMOS gate dielectric material.

6. The method of claim 1 , wherein the nitrogen concentration doped into the nitrogen-doped NMOS gate dielectric material is at least about 30% greater than the nitrogen concentration doped into the nitrogen-doped PMOS gate dielectric material.

7. The method of claim 1 , comprising forming a PMOS gate over the nitrogen-doped PMOS gate dielectric material; with the PMOS gate including a metal-containing composition spaced from the nitrogen-doped PMOS gate dielectric material by aluminum oxide and an additional oxide.

8. The method of claim 7 , comprising forming an NMOS gate over the nitrogen-doped NMOS gate dielectric material; with the NMOS gate including the metal-containing composition spaced from the nitrogen-doped NMOS gate dielectric material by the additional oxide and not having aluminum oxide between the nitrogen-doped NMOS gate dielectric material and the metal-containing composition.

9. The method of claim 8 , wherein the additional oxide comprises hafnium oxide.

10. The method of claim 8 , wherein the metal-containing composition is a metal nitride.

11. The method of claim 1 wherein the first region of the gate dielectric layer includes the nitrogen-doped NMOS gate dielectric, the method comprising:

prior to the doping of the first region of the gate dielectric layer with the nitrogen, forming a blocking mask over the second region of the gate dielectric layer; the blocking mask comprising silicon dioxide over a first silicon-containing material;

the doping of the first region of the gate dielectric layer with the nitrogen being conducted while the blocking mask is over the second region of the gate dielectric layer, and forming the nitrogen-doped NMOS gate dielectric material;

after the doping of the first region of the gate dielectric layer with the nitrogen, forming a second mask over at least some of the first region of the gate dielectric layer; the second mask comprising silicon dioxide over a second silicon-containing material; the first and second silicon-containing materials being a same composition as one another;

simultaneously removing the blocking mask and the second mask to expose the nitrogen-doped first region of the gate dielectric layer and the second region of the gate dielectric layer; and

doping the exposed second region of the gate dielectric layer with nitrogen to form the nitrogen-doped PMOS gate dielectric material, the doping of the exposed second region of the gate dielectric layer being conducted with a blanket nitrogen implant that also provides additional nitrogen dopant into the exposed nitrogen-doped first region of the gate dielectric layer.

12. The method of claim 1 , comprising:

after doping the first region of the gate dielectric layer with the nitrogen; forming a blocking mask over at least some of the first region of the gate dielectric layer; the blocking mask comprising silicon dioxide over a first silicon-containing material;

the doping of the second region of the gate dielectric layer with the nitrogen being conducted while the blocking mask is over said at least some of the first region of the gate dielectric layer;

after the doping of the second region of the gate dielectric layer with the nitrogen, forming a second mask over at least some of the second region of the gate dielectric layer; the second mask comprising silicon dioxide over a second silicon-containing material; the first and second silicon-containing materials being a same composition as one another; and

simultaneously removing the blocking mask and the second mask to expose the nitrogen-doped NMOS gate dielectric material and the nitrogen-doped PMOS gate dielectric material.

13. The method of claim 12 wherein the doping of the first region of the gate dielectric layer with the nitrogen is conducted while no blocking mask is over both of the first region of the gate dielectric layer and the second region of the gate dielectric layer.

14. The method of claim 12 wherein the simultaneous removal of the blocking mask and the second mask utilizes a wet etch of the silicon dioxide of the blocking mask and the second mask, followed by at least one of a dry etch and a wet etch of the first and second silicon-containing materials of the blocking mask and the second mask.

15. The method of claim 1 , wherein an isolation region is between the channel region of the PMOS transistor and the channel region of the NMOS transistor, and wherein the gate dielectric layer is formed to extend across the isolation region.

16. The method of claim 15 , wherein the nitrogen-doped first region includes a first portion extending over the isolation region, and wherein the nitrogen-doped second region includes a second portion extending over the isolation region.

17. The method of claim 16 , wherein the first portion extends more than halfway across an upper surface of the isolation region.

18. The method of claim 16 , comprising removing the first and second portions from over the isolation region.

19. A method of forming a semiconductor device comprising:

forming a gate dielectric material extending across a location of a channel region of a PMOS transistor and across a location of a channel region of an NMOS transistor;

doping the gate dielectric material across the channel region of the PMOS transistor with nitrogen to a first concentration, thereby forming a first nitrogen doped region in direct physical contact with the channel region of the PMOS transistor;

doping the gate dielectric material across the channel region of the NMOS transistor to a second concentration that is at least about 30% greater than the first concentration, thereby forming a second nitrogen doped region in direct physical contact with the channel region of the NMOS transistor;

forming a first oxide over the gate dielectric material;

forming a second oxide over the second oxide;

forming a metal-containing composition over the second oxide; and

wherein the PMOS transistor includes both the first oxide and the second oxide, and wherein the NMOS transistor comprises only the first oxide between the gate dielectric material and the metal-containing composition.

20. The method of claim 19 wherein the metal-containing composition is a metal nitride, the first oxide is hafnium oxide and the second oxide is aluminum oxide.

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 11, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050713/0001 →
SUPPLEMENT NO. 9 TO PATENT SECURITY AGREEMENT Recorded Aug 9, 2018
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 047282/0463 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
Continuity (2)
Division 15365126 · Nov 30, 2016
Related Publication 20180174926A1 · Jun 21, 2018