IP Library › Granted Patent US 10,325,857
Granted Patent B2
US 10,325,857 · App. 15/901,437 · Granted Jun 18, 2019

Semiconductor device manufacturing method and semiconductor wafer

Inventor: Kentaro Kasa (Yokkaichi, JP)
Assignee: Toshiba Memory Corporation
H01L23/544H01L21/0274H01L21/31116H01L21/31144H01L2223/54426
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,325,857
App. No.
15/901,437
Granted
Jun 18, 2019
Kind
B2
Abstract

According to an embodiment, a first resist pattern that includes a mark including a second pattern provided with first components and a third pattern not provided with the first components is formed. Then, a first recessed area is formed on a processing target layer using the first resist pattern. Thereafter, a second resist pattern that includes a fourth pattern is formed. The fourth pattern is formed such that the third pattern and part of the second pattern, which includes at least one row of the first components arranged along a periphery of the third pattern, are exposed. Then, a second recessed area is formed by using the second resist pattern. Thereafter, a position of the processing target layer is recognized by using a stepped portion formed at the second recessed area, in a light exposure apparatus, and a third resist pattern is formed.

Claims (18)

1. A semiconductor wafer comprising:

a plurality of shot regions arranged therein, which include a device region arranging a semiconductor device, and a kerf region arranged around the device region and provided with a mark, the semiconductor device including a first pattern including first components, wherein

the mark includes a first line pattern composed of a recessed area provided on a first film present as an underlying layer, a peripheral pattern constituting a region of the mark other than the first line pattern, and a second film covering the first line pattern and the peripheral pattern,

the peripheral pattern is provided with the first components,

the first components are pillar films and auxiliary pillar films,

at least one row of the pillar films and the auxiliary pillar films as the first components is arranged along a contour of the recessed area, inside the contour of the recessed area,

in the peripheral pattern, the pillar films and the auxiliary pillar films are embedded in the first film, and

in the recessed area, the pillar films and the auxiliary pillar films are embedded in the first film and the second film covering the first film.

2. The semiconductor wafer according to claim 1 , wherein the first components are columnar patterns.

3. A semiconductor wafer comprising:

a plurality of shot regions arranged therein, which include a device region arranging a semiconductor device, and a kerf region arranged around the device region and provided with a mark, the semiconductor device including a first pattern including first components, wherein

the mark includes a first line pattern composed of a first film present as an underlying layer, a peripheral pattern arranged at a recessed area provided on the first film in a region of the mark other than the first line pattern, and a second film covering the first line pattern and the peripheral pattern,

the first line pattern is provided with the first components,

the first components are pillar films and auxiliary pillar films,

at least one row of the pillar films and the auxiliary pillar films as the first components is arranged along a contour of the first line pattern, inside a region of the recessed area in contact with the first line pattern,

in the first line pattern, the pillar films and the auxiliary pillar films are embedded in the first film, and

in the recessed area, the pillar films and the auxiliary pillar films are embedded in the first film and the second film covering the first film.

4. The semiconductor wafer according to claim 3 , wherein the first components are columnar patterns.

Assignments (4)
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 21, 2018
From: KASA, KENTARO
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 044990/0880 →
Priority Claims (1)
JP 2017-176879 · Sep 14, 2017 · national
Continuity (1)
Related Publication 20190081005A1 · Mar 14, 2019
Cited By (1)
US 12,625,440