IP Library Granted Patent US 10,497,558
Granted Patent B2
US 10,497,558 · App. 15/904,777 · Granted Dec 3, 2019

Using sacrificial polymer materials in semiconductor processing

Inventors: Michael T. Andreas (Boise, ID); Jerome A. Imonigie (Boise, ID); Prashant Raghu (Boise, ID); Sanjeev Sapra (Boise, ID); Ian K. McDaniel (Boise, ID)
Assignee: Micron Technology, Inc.
H01L21/02057B81C1/00849H01L21/02118H01L21/02282H01L21/02334B81C2201/0108
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,497,558
App. No.
15/904,777
Granted
Dec 3, 2019
Kind
B2
Abstract

In an example, a wet cleaning process is performed to clean a structure having features and openings between the features while preventing drying of the structure. After performing the wet cleaning process, a polymer solution is deposited in the openings while continuing to prevent any drying of the structure. A sacrificial polymer material is formed in the openings from the polymer solution. The structure may be used in semiconductor devices, such as integrated circuits, memory devices, MEMS, among others.

Claims (50)

1. A semiconductor processing method, comprising:

performing a wet cleaning process to clean a structure comprising features and openings between the features while preventing any drying of the structure;

depositing a first solvent in the openings while continuing to prevent drying of the structure;

displacing the first solvent with a polymer solution comprising a second solvent and a polymer resin while continuing to prevent drying of the structure;

baking the polymer solution to remove at least some of the second solvent to form a sacrificial polymer material in the openings, wherein the sacrificial polymer material comprises the polymer resin and at least a remainder of the second solvent;

removing the sacrificial polymer material; and

forming an additional material in the openings after removing the sacrificial polymer material.

2. The method of claim 1 , wherein displacing the first solvent with the polymer solution comprises over filling the openings with the polymer solution such that the formed sacrificial polymer material overfills the openings.

3. The method of claim 1 , wherein forming the sacrificial polymer material in the openings acts to prevent the features from toppling.

4. A semiconductor processing method, comprising:

using a wet cleaning process to clean openings between features in a structure;

forming a first solvent in the openings;

displacing the first solvent in the openings with a polymer solution comprising a second solvent and a polymer resin;

baking the polymer solution to a first temperature to remove at least some of the second solvent to form a sacrificial polymer material in the openings, wherein the sacrificial polymer material comprises the polymer resin and at least a remainder of the second solvent;

removing the sacrificial polymer material from the openings at a second temperature; and

forming an additional material in the openings after removing the sacrificial polymer material.

5. The method of claim 4 , wherein a temperature difference between the first temperature and the second temperature comprises the first temperature being greater than the second temperature.

6. The method of claim 4 , wherein a temperature difference between the first temperature and the second temperature comprises the first temperature being up to 100° C. greater than the second temperature.

7. The method of claim 4 , wherein a temperature difference between the first temperature and the second temperature comprises the second temperature being less than 50° C. greater than the first temperature.

8. The method of claim 4 , wherein a temperature difference between the first temperature and the second temperature comprises the second temperature being about 0° C. to about 30° C. greater than the first temperature.

9. The method of claim 4 , wherein a temperature difference between the first temperature and the second temperature reduces bubbling of the sacrificial polymer material while the sacrificial polymer material is being removed from the opening.

10. A semiconductor processing method, comprising:

forming a plurality of features in a structure using a dry removal process;

performing a wet cleaning process to remove residue left from the dry removal process from openings between the features;

displacing liquid from the wet cleaning process in the openings with a first solvent;

displacing the first solvent in the openings with a polymer solution comprising a second solvent and a polymer resin;

baking the polymer solution to remove at least some of the second solvent to form a sacrificial polymer material in the openings, wherein the sacrificial polymer material comprises the polymer resin and at least a remainder of the second solvent;

removing the sacrificial polymer material; and

forming an additional material in the openings after removing the sacrificial polymer material.

11. The method of claim 10 , further comprising removing the sacrificial polymer material using a plasma ashing process.

12. The method of claim 11 , wherein removing the sacrificial polymer material using a plasma ashing process comprises removing the sacrificial polymer material without stopping prior to complete removal of the sacrificial polymer.

13. The method of claim 10 , wherein displacing the first solvent in the openings with the polymer solution comprises dissolving at least some of the first solvent in the polymer solution.

14. The method of claim 10 , wherein

baking the polymer solution to form the sacrificial polymer material comprises baking until the sacrificial polymer material is at a first temperature;

removing the sacrificial polymer comprises removing the sacrificial polymer while the structure and the sacrificial polymer are at a second temperature; and

a difference between the first temperature and the second temperature acts to prevent the features from toppling while removing the sacrificial polymer.

15. The method of claim 10 , wherein the solvent and the polymer solution are miscible.

16. A semiconductor processing method, comprising:

forming features in a structure;

performing a wet cleaning process to clean the structure after forming the features;

displacing a liquid in openings between the features from the cleaning process with a first solvent;

displacing the first solvent in the openings with a polymer solution comprising a second solvent and a polymer resin;

baking the polymer solution to remove at least some of the second solvent to form a sacrificial polymer material in the openings, wherein the sacrificial polymer material comprises the polymer resin and at least a remainder of the second solvent;

removing the sacrificial polymer material; and

forming an additional material in the openings after removing the sacrificial polymer material.

17. The method of claim 16 , wherein the features comprise capacitor plates.

18. The method of claim 16 , wherein the features comprise memory cells.

19. The method of claim 16 , wherein the features comprise access lines.

20. The method of claim 16 , wherein the additional material comprises a dielectric material or an epitaxial silicon material.

21. The method of claim 16 , wherein first solvent and the second solvent are miscible.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 11, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050713/0001 →
SUPPLEMENT NO. 9 TO PATENT SECURITY AGREEMENT Recorded Aug 9, 2018
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 047282/0463 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 26, 2018
From: ANDREAS, MICHAEL T.; IMONIGIE, JEROME A.; RAGHU, PRASHANT; SAPRA, SANJEEV; MCDANIEL, IAN K.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 045036/0879 →
Continuity (1)
Related Publication 20190267232A1 · Aug 29, 2019