IP Library Granted Patent US 10,529,560
Granted Patent B2
US 10,529,560 · App. 15/926,509 · Granted Jan 7, 2020

Method of manufacturing semiconductor device, substrate processing apparatus and recording medium

Inventors: Takahiro Miyakura (Toyama, JP); Atsushi Moriya (Toyama, JP); Naoharu Nakaiso (Toyama, JP); Kensuke Haga (Toyama, JP)
Assignee: Kokusai Electric Corporation
H01L21/02532H01L21/0206H01L21/0257H01L21/0262H01L21/02381H01L21/02576H01L21/02579H01L21/02639H01L21/3065H01L21/30604H01L21/32135H01L21/67069H01L21/67109H01L21/67248H01L21/02592H01L21/02595
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,529,560
App. No.
15/926,509
Granted
Jan 7, 2020
Kind
B2
Abstract

There is provided a technique that includes (a) pre-etching a surface of a substrate made of single crystal silicon by supplying a first etching gas to the substrate; (b) forming a silicon film on the substrate with the pre-etched surface, by supplying a first silicon-containing gas to the substrate; (c) etching a portion of the silicon film by supplying a second etching gas, which has a different molecular structure from a molecular structure of the first etching gas, to the substrate; and (d) forming an additional silicon film on the etched silicon film by supplying a second silicon-containing gas to the substrate.

Claims (39)

1. A method of manufacturing a semiconductor device, comprising:

(a) pre-etching a surface of a substrate made of single crystal silicon by supplying a first etching gas to the substrate;

(b) forming a silicon film on the substrate with the pre-etched surface, by supplying a first silicon-containing gas to the substrate;

(c) etching a portion of the silicon film by supplying a second etching gas, which has a different molecular structure from a molecular structure of the first etching gas, to the substrate; and

(d) forming an additional silicon film on the etched silicon film by supplying a second silicon-containing gas to the substrate.

2. The method according to claim 1 , wherein each of the first etching gas and the second etching gas contains one or more halogen atoms, and a number of the one or more halogen atoms contained in one molecule of the first etching gas is larger than a number of the one or more halogen atoms contained in one molecule of the second etching gas.

3. The method according to claim 1 , wherein the first etching gas contains one or more halogen atoms and does not contain a non-halogen atom, and the second etching gas contains one or more halogen atoms and one or more non-halogen atoms.

4. The method according to claim 1 , wherein the first etching gas has higher reactivity than the second etching gas.

5. The method according to claim 1 , wherein the first etching gas includes chlorine gas, and the second etching gas includes hydrogen chloride gas.

6. The method according to claim 1 , wherein (a), (b), (c) and (d) are carried out in the same process chamber.

7. The method according to claim 1 , wherein (a), (b), (c) and (d) are carried out under the same temperature condition.

8. The method according to claim 1 , wherein (a), (b), (c) and (d) are carried out under a temperature condition that is equal to or higher than 450 degrees C. and equal to or lower than 550 degrees C.

9. The method according to claim 1 , wherein (a), (b), (c) and (d) are carried out under a temperature condition at or below crystallization temperature of silicon.

10. The method according to claim 1 , wherein a pressure in a space where the substrate is present in (c) is set to be larger than a pressure in a space where the substrate is present in (a).

11. The method according to claim 1 , wherein the silicon film formed in (b) is a silicon film doped with a dopant.

12. The method according to claim 1 , wherein in (b), a dopant gas is supplied to the substrate together with the first silicon-containing gas.

13. The method according to claim 1 , wherein the additional silicon film formed in (d) is a silicon film doped with a dopant.

14. The method according to claim 1 , wherein in (d), a dopant gas is supplied to the substrate together with the second silicon-containing gas.

15. The method according to claim 1 , wherein the single crystal silicon and an insulating film are exposed on the surface of the substrate, and

wherein in (b), a homoepitaxial silicon film is grown on the single crystal silicon, and an amorphous silicon film, a polysilicon film or a mixed crystal silicon film of amorphous silicon and polysilicon is grown on the insulating film.

16. The method according to claim 15 , wherein a concave portion is formed on the surface of the substrate, a bottom part of the concave portion is made of the single crystal silicon, and a side part of the concave portion is made of the insulating film, and

wherein a growth of the homoepitaxial silicon film is stopped by coveting a top part of the homoepitaxial silicon film grown from the bottom part of the concave portion with the amorphous silicon film, the polysilicon film or the mixed crystal silicon film of amorphous silicon and poly silicon grown from the side part of the concave portion.

17. The method according to claim 16 , wherein a laminated structure including the amorphous silicon film, the polysilicon film or the mixed crystal silicon film of amorphous silicon and polysilicon laminated on the homoepitaxial silicon film is formed in the concave portion.

18. The method according to claim 16 , wherein the homoepitaxial silicon film is formed at an interface between the single crystal silicon and the amorphous silicon film, the polysilicon film or the mixed crystal silicon film of amorphous silicon and polysilicon.

19. A substrate processing apparatus comprising:

a process chamber in which a substrate is processed;

a first supply system configured to supply a first etching gas to the substrate in the process chamber;

a second supply system configured to supply a second etching gas, which has a different molecular structure from a molecular structure of the first etching gas, to the substrate in the process chamber;

a third supply system configured to supply a first silicon-containing gas and a second silicon-containing gas to the substrate in the process chamber; and

a controller configured to control the first supply system, the second supply system and the third supply system to perform a process in the process chamber, the process including:

(a) pre-etching a surface of a substrate made of single crystal silicon by supplying the first etching gas to the substrate;

(b) forming a silicon film on the substrate with the pre-etched surface, by supplying the first silicon-containing gas to the substrate;

(c) etching a portion of the silicon film by supplying the second etching gas to the substrate; and

(d) forming an additional silicon film on the etched silicon film by supplying the second silicon-containing gas to the substrate.

20. A non-transitory computer-readable recording medium storing a program that causes a computer to perform a process in a process chamber of a substrate processing apparatus, the process comprising:

(a) pre-etching a surface of a substrate made of single crystal silicon by supplying a first etching gas to the substrate;

(b) forming a silicon film on the substrate with e pre-etched surface, by supplying a first silicon-containing gas to the substrate;

(c) etching a portion of the silicon film by supplying a second etching gas, which has a different molecular structure from a molecular structure of the first etching gas, to the substrate; and

(d) forming an additional silicon film on the etched silicon film by supplying a second silicon-containing gas to the substrate.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2018
From: HITACHI KOKUSAI ELECTRIC INC.
To: KOKUSAI ELECTRIC CORPORATION
Reel/Frame 047995/0462 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 2, 2018
From: MIYAKURA, TAKAHIRO; MORIYA, ATSUSHI; NAKAISO, NAOHARU; HAGA, KENSUKE
To: HITACHI KOKUSAI ELECTRIC INC.
Reel/Frame 045410/0941 →
Priority Claims (1)
JP 2017-056142 · Mar 22, 2017 · national
Continuity (1)
Related Publication 20180277364A1 · Sep 27, 2018
Cited By (2)
US 12,255,072 US 12,419,041