IP Library Granted Patent US 10,437,317
Granted Patent B2
US 10,437,317 · App. 15/943,660 · Granted Oct 8, 2019

Microcontroller architecture for power factor correction converter

Inventors: Charles E. Green (Fenton, MO); Joseph G. Marcinkiewicz (St. Peters, MO)
Assignee: Emerson Climate Technologies, Inc.
G06F1/3287G06F8/61G06F8/654G06F13/4022G06F13/4282H02M1/32H02M1/42H02M1/4225H02P23/26H02P29/02G05B19/042G05B2219/2614G06F9/223G06F12/0246G06F2212/7201H02M1/36H02M2001/0012H02M2001/327H02M2001/4291Y02B70/126Y02D10/42
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,437,317
App. No.
15/943,660
Granted
Oct 8, 2019
Kind
B2
Abstract

A circuit for driving a motor of a compressor includes a microcontroller that generates a reference current value for a power factor correction (PFC) converter. A programmable logic device (PLD) receives control messages from the microcontroller. The PLD sets a value in an off-time register based on a control message from the microcontroller. The PLD controls a power switch of the PFC converter to turn off in response to receiving a comparison signal indicating that a measured current in the PFC converter exceeds the reference current value. Subsequent to controlling the power switch to turn off, the PLD waits for a period of time determined by the off-time register before controlling the power switch to turn on.

Claims (55)

1. A circuit for driving a motor of a compressor, the circuit comprising:

a microcontroller configured to generate a reference current value for a power factor correction (PFC) converter; and

a programmable logic device configured to:

receive control messages from the microcontroller;

in response to receiving a first control message from the microcontroller, set a value into an off-time register based on data in the first control message;

control a power switch of the PFC converter to turn off in response to receiving a comparison signal indicating that a measured current in the PFC converter exceeds the reference current value; and

subsequent to controlling the power switch to turn off, wait for a period of time determined by the off-time register before controlling the power switch to turn on.

2. The circuit of claim 1 wherein the programmable logic device is configured to control the power switch to turn on once both (i) the period of time has expired and (ii) the comparison signal indicates that the measured current does not exceed the reference current value.

3. The circuit of claim 1 further comprising an analog comparator configured to output the comparison signal based on a comparison between (i) an analog signal representative of the reference current value and (ii) an analog signal representative of the measured current in the PFC converter.

4. The circuit of claim 1 wherein the programmable logic device is configured to measure at least one of a turn-off delay of the power switch and a turn-on delay of the power switch.

5. The circuit of claim 4 wherein the programmable logic device is configured to selectively transmit at least one of the measured turn-off delay and the measured turn-on delay to the microcontroller.

6. The circuit of claim 4 further comprising:

a comparator configured to compare (i) a first signal indicating a voltage across the power switch and (ii) a first threshold,

wherein the programmable logic device is configured to measure the turn-on delay of the power switch as a delay between (i) controlling the power switch to turn on and (ii) the comparator indicating that the first signal exceeds the first threshold.

7. The circuit of claim 1 wherein the programmable logic device is configured to:

receive a second message of the control messages, wherein the second message includes a plurality of bits; and

drive values of the plurality of bits respectively onto a plurality of pins that corresponds one-to-one to the plurality of bits.

8. The circuit of claim 1 wherein:

the microcontroller is configured to program the programmable logic device using a programming file encoded in a compressed file format; and

the compressed file format includes serialized instructions for execution by the microcontroller without performing a decompression operation to recover the programming file.

9. The circuit of claim 1 wherein:

the microcontroller includes an operational amplifier, a comparator, and a dedicated pin;

the operational amplifier is configured to sample the measured current;

the comparator is configured to compare the measured current from the operational amplifier to the reference current value and assert the comparison signal in response to the measured current exceeding the reference current value; and

the comparison signal is output from the microcontroller on the dedicated pin.

10. The circuit of claim 1 wherein:

the microcontroller includes a first serial interface;

the programmable logic device includes:

a second serial interface in communication with the first serial interface, and

a dedicated pin;

the programmable logic device is configured to receive the control messages from the microcontroller via the second serial interface; and

the programmable logic device is configured to receive the comparison signal on the dedicated pin.

11. A control method for a programmable logic device, the method comprising:

in response to the programmable logic device receiving a first control message from a microcontroller, setting a value based on data in the first control message into an off-time register of the programmable logic device;

in response to the programmable logic device receiving a comparison signal indicating that a measured current in a power factor correction (PFC) converter exceeds a reference current value, (i) controlling, using the programmable logic device, a power switch of the PFC converter to turn off and (ii) starting a timer; and

controlling, using the programmable logic device, the power switch to turn on in response to a value of the timer reaching the value in the off-time register.

12. The method of claim 11 further comprising controlling the power switch to turn on once both (i) the value of the timer reaches the value in the off-time register and (ii) the comparison signal indicates that the measured current does not exceed the reference current value.

13. The method of claim 11 further comprising generating the comparison signal based on a comparison between (i) an analog signal representative of the reference current value and (ii) an analog signal representative of the measured current in the PFC converter.

14. The method of claim 11 further comprising measuring, using the programmable logic device, at least one of a turn-off delay of the power switch and a turn-on delay of the power switch.

15. The method of claim 14 further comprising selectively transmitting at least one of the measured turn-off delay and the measured turn-on delay from the programmable logic device to the microcontroller.

16. The method of claim 14 wherein:

the method further comprises comparing (i) a first signal indicating a voltage across the power switch and (ii) a first threshold; and

the turn-on delay of the power switch is measured as a delay between (i) controlling the power switch to turn on and (ii) the first signal exceeding the first threshold.

17. The method of claim 11 further comprising:

receiving, using the programmable logic device, a second control message including a plurality of bits; and

driving, using the programmable logic device, values of the plurality of bits respectively onto a plurality of pins that corresponds one-to-one to the plurality of bits.

18. The method of claim 11 further comprising programming, using the microcontroller, the programmable logic device using a programming file encoded in a compressed file format, wherein the compressed file format includes serialized instructions that are executable by the microcontroller without performing a decompression operation to recover the programming file.

19. The method of claim 11 further comprising:

sampling the measured current measuring using an operational amplifier;

comparing, using a comparator of the microcontroller, the measured current to the reference current value;

asserting the comparison signal in response to the measured current exceeding the reference current value; and

outputting, on a first dedicated pin of the microcontroller, the comparison signal.

20. The method of claim 11 further comprising:

receiving, on a dedicated pin of the programmable logic device, the comparison signal; and

receiving, via a first serial interface of the programmable logic device, control messages from a second serial interface of the microcontroller, wherein the first serial interface is physically distinct from the dedicated pin.

Assignments (5)
SECURITY INTEREST Recorded Jul 9, 2024
From: COPELAND LP
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 068241/0264 →
SECURITY INTEREST Recorded Jul 17, 2023
From: COPELAND LP
To: ROYAL BANK OF CANADA, AS COLLATERAL AGENT
Reel/Frame 064278/0598 →
SECURITY INTEREST Recorded Jul 17, 2023
From: COPELAND LP
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 064279/0327 →
SECURITY INTEREST Recorded Jul 17, 2023
From: COPELAND LP
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 064280/0695 →
ENTITY CONVERSION Recorded Jun 22, 2023
From: EMERSON CLIMATE TECHNOLOGIES, INC.
To: COPELAND LP
Reel/Frame 064058/0724 →
Continuity (26)
Continuation 15487426 · Apr 13, 2017
Continuation In Part 15487101 · Apr 13, 2017
Continuation In Part 15487151 · Apr 13, 2017
Continuation In Part 15487175 · Apr 13, 2017
Continuation In Part 15487027 · Apr 13, 2017
Continuation In Part 15487226 · Apr 13, 2017
Continuation In Part 15487201 · Apr 13, 2017
Continuation In Part 15430978 · Feb 13, 2017
Continuation In Part 15419349 · Jan 30, 2017
Continuation In Part 15419464 · Jan 30, 2017
Continuation In Part 15419423 · Jan 30, 2017
Continuation In Part 15419394 · Jan 30, 2017
Provisional Application 62323607 · Apr 15, 2016
Provisional Application 62323563 · Apr 15, 2016
Provisional Application 62323532 · Apr 15, 2016
Provisional Application 62398641 · Sep 23, 2016
Provisional Application 62398658 · Sep 23, 2016
Provisional Application 62323498 · Apr 15, 2016
Provisional Application 62323505 · Apr 15, 2016
Provisional Application 62398668 · Sep 23, 2016
Provisional Application 62323519 · Apr 15, 2016
Provisional Application 62323588 · Apr 15, 2016
Provisional Application 62323517 · Apr 15, 2016
Provisional Application 62323538 · Apr 15, 2016
Provisional Application 62323527 · Apr 15, 2016
Related Publication 20180224922A1 · Aug 9, 2018
Cited By (1)
US 12,584,450