IP Library Granted Patent US 10,672,693
Granted Patent B2
US 10,672,693 · App. 15/944,728 · Granted Jun 2, 2020

Integrated circuit structures in package substrates

Inventors: Sanka Ganesan (Chandler, AZ); William James Lambert (Chandler, AZ); Zhichao Zhang (Chandler, AZ); Sri Chaitra Jyotsna Chavali (Chandler, AZ); Stephen Andrew Smith (Laveen, AZ); Michael James Hill (Gilbert, AZ); Zhenguo Jiang (Chandler, AZ)
Assignee: Intel Corporation
H01L23/49816H01L21/4832H01L21/4853H01L21/568H01L23/3107H01L24/73H01L25/0657H01L25/105H05K1/181H05K7/023
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,672,693
App. No.
15/944,728
Granted
Jun 2, 2020
Kind
B2
Abstract

Disclosed herein are integrated circuit (IC) structures that may be included in package substrates. For example, disclosed herein are passive components in package substrate, wherein the passive components include at least one non-circular via and at least one pad in contact with the at least one non-circular via, and the passive components include an inductor or a capacitor. Other embodiments are also disclosed.

Claims (37)

1. A conductive structure in an integrated circuit (IC) package substrate, comprising:

two vertical conductive walls, wherein the two vertical conductive walls each include at least one via and at least one pad, the vias and pads of an individual vertical conductive wall are distributed in a vertical direction relative to each other, and the at least one via has a rectangular footprint;

two horizontal conductive walls, wherein the two vertical conductive walls are both in conductive contact with the two horizontal conductive walls; and

a conductive portion, wherein the conductive portion is between the two vertical conductive walls and between the two horizontal conductive walls, and the conductive portion and the horizontal conductive walls are distributed in a vertical direction relative to each other.

2. The conductive structure of claim 1 , wherein the conductive portion is between corresponding pads of the two vertical conductive walls.

3. The conductive structure of claim 1 , wherein the conductive portion is one of a plurality of conductive portions arranged in an array, and the two vertical conductive walls are two of a plurality of vertical conductive walls arranged with a conductive portion between adjacent ones of the vertical conductive walls.

4. The conductive structure of claim 1 , further comprising:

a dielectric material between the vertical conductive walls.

5. The conductive structure of claim 1 , wherein the conductive structure is a waveguide.

6. The conductive structure of claim 1 , wherein individual ones of the horizontal conductive walls are planar.

7. The conductive structure of claim 1 , wherein individual ones of the horizontal conductive walls have rectangular footprints.

8. A passive component in an integrated circuit (IC) package substrate, comprising:

at least one non-circular via; and

at least one pad in contact with the at least one non-circular via;

wherein the passive component includes an inductor or a capacitor, the passive component includes at least two vias having a plurality of fingers extending from a backbone, and the fingers of the two vias are interdigitated.

9. The passive component of claim 8 , wherein the passive component includes a capacitor.

10. The passive component of claim 8 , wherein the passive component includes an inductor.

11. The passive component of claim 10 , wherein the at least one non-circular via has a rectangular footprint.

12. The passive component of claim 10 , wherein the pad has a width between 25 microns and 100 microns.

13. An electrical device, comprising:

a package substrate; and

a die coupled to the package substrate;

wherein the package substrate includes two vertical conductive walls, the two vertical conductive walls each include at least one via and at least one pad, the vias and pads of an individual vertical conductive wall are distributed in a vertical direction relative to each other;

two horizontal conductive walls, wherein the two vertical conductive walls are both in conductive contact with the two horizontal conductive walls; and

a conductive portion, wherein the conductive portion is between the two vertical conductive walls and between the two horizontal conductive walls, the conductive portion has a longitudinal axis along which the conductive portion extends, and the longitudinal axis is perpendicular to the vertical direction.

14. The electrical device of claim 13 , wherein the longitudinal axis of the conductive portion is coplanar with at least one pad of a vertical conductive wall.

15. The electrical device of claim 13 , wherein the conductive portion and the horizontal conductive walls are distributed in a vertical direction relative to each other.

16. The electrical device of claim 13 , further comprising:

an element electrically coupled to the package substrate, wherein the element includes a circuit board or an antenna.

17. An electrical device, comprising:

a package substrate; and

a die coupled to the package substrate;

wherein the package substrate includes a passive component, the passive component includes an inductor or a capacitor, the passive component includes at least two vias having a plurality of fingers extending from a backbone, and the fingers of the two vias are interdigitated.

18. The electrical device of claim 17 , wherein the passive component includes a capacitor.

19. The electrical device of claim 17 , wherein the passive component includes a capacitor.

20. The electrical device of claim 17 , wherein the electrical device is a handheld communication device or a wearable communication device.

21. The electrical device of claim 17 , wherein the electrical device includes a touchscreen.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 17, 2025
From: INTEL CORPORATION
To: SK HYNIX NAND PRODUCT SOLUTIONS CORP. (DBA SOLIDIGM)
Reel/Frame 072915/0744 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2018
From: GANESAN, SANKA; LAMBERT, WILLIAM JAMES; ZHANG, ZHICHAO; CHAVALI, SRI CHAITRA JYOTSNA; SMITH, STEPHEN ANDREW; HILL, MICHAEL JAMES; JIANG, ZHENGUO
To: INTEL CORPORATION
Reel/Frame 045429/0151 →
Continuity (1)
Related Publication 20190304887A1 · Oct 3, 2019