IP Library Granted Patent US 10,593,564
Granted Patent B2
US 10,593,564 · App. 15/951,439 · Granted Mar 17, 2020

Lid attach optimization to limit electronic package warpage

Inventors: Sushumna Iruvanti (Wappingers Falls, NY); Shidong Li (Poughkeepsie, NY); Kamal K. Sikka (Poughkeepsie, NY); Hilton T. Toy (Hopewell Junction, NY); Jeffrey A. Zitz (Poughkeepsie, NY)
Assignee: International Business Machines Corporation
H01L21/56H01L21/4817H01L21/4853
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,593,564
App. No.
15/951,439
Granted
Mar 17, 2020
Kind
B2
Abstract

An electronic package includes a carrier and a semiconductor chip. In a first aspect, a lid is attached to the chip and subsequently the gap between the lid and the carrier is filled by a seal band that includes seal band material and a plurality of shim members. In another aspect, an interleaved seal band includes a pattern of a first type of seal band material and a second type of seal band material. In another aspect, the lid includes a plurality of surfaces at different topographies to reduce the thickness of the seal band between the topographic lid and the carrier. In yet another aspect the electronic package further includes a frame concentric with the chip. The lid is attached to the frame with a solder, epoxy or elastomer and placed on the chip with a thermal interface material. The seal band material is dispensed on the chip carrier and the frame is then moved towards the chip carrier allowing a minimum seal band thickness.

Claims (14)

1. A method to fabricate an electronic package comprising:

electronically connecting a semiconductor chip to a carrier;

forming a gap between a lid and the carrier by thermally connecting the lid to the semiconductor chip;

subsequent to thermally connecting the lid to the semiconductor chip, inserting a plurality of shim members upon the carrier in the gap between the lid and the carrier; and

subsequent to inserting the plurality of shim members, forming a seal band upon the plurality of shim members within the gap to connect the lid and the carrier.

2. The method of claim 1 , wherein forming the seal band upon the plurality of shim members comprises:

injecting the seal band upon respective upper surfaces of each of the plurality of shim members.

3. The method of claim 2 , wherein forming the seal band upon the plurality of shim members comprises:

injecting the seal band upon at least one side surface of each of the plurality of shim members.

4. The method of claim 3 , wherein the seal band comprises an elastomeric material.

5. The method of claim 3 , further comprising:

curing the seal band.

6. The method of claim 1 , wherein inserting the plurality of shim members comprises:

surrounding the semiconductor chip perimeter with the plurality of shim members.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 4, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: ELPIS TECHNOLOGIES INC.
Reel/Frame 052557/0327 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 12, 2018
From: IRUVANTI, SUSHUMNA; LI, SHIDONG; SIKKA, KAMAL K.; TOY, HILTON T.; ZITZ, JEFFREY A.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 045520/0151 →
Continuity (2)
Division 14964256 · Dec 9, 2015
Related Publication 20180233381A1 · Aug 16, 2018