IP Library Granted Patent US 10,431,519
Granted Patent B1
US 10,431,519 · App. 15/969,978 · Granted Oct 1, 2019

Carrier removal by use of multilayer foil

Inventors: James M. Derderian (Boise, ID); Andrew M. Bayless (Boise, ID); Xiao Li (Boise, ID)
Assignee: Micron Technology, Inc.
H01L23/3672H01L23/49827H01L23/53223B32B7/12B32B43/006H01L2221/68318H01L2221/68327H01L2221/68381
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,431,519
App. No.
15/969,978
Granted
Oct 1, 2019
Kind
B1
Abstract

A semiconductor device assembly having a semiconductor device attached to a substrate with a foil layer on a surface of the substrate. A layer of adhesive connects the substrate to a first surface of the semiconductor device. The semiconductor device assembly enables processing on the second surface of the semiconductor device. An energy pulse may be applied to the foil layer causing an exothermic reaction to the foil layer that releases the substrate from the semiconductor device. The semiconductor device assembly may include a release layer positioned between the foil layer and the layer of adhesive that connects the substrate to the semiconductor device. The heat generated by the exothermic reaction breaks down the release layer to release the substrate from the semiconductor device. The energy pulse may be an electric charge, a heat pulse, or may be applied from a laser.

Claims (32)

1. A semiconductor device assembly comprising:

a semiconductor device having a first side and a second side;

a substrate;

a foil layer attached to a surface of the substrate;

a release layer attached to the foil layer, the foil layer positioned between the release layer and the surface of the substrate; and

a layer of adhesive configured to connect the semiconductor device to the substrate, the layer of adhesive positioned between the first side of the semiconductor device and the release layer, wherein upon the application of an energy pulse to the foil layer, the foil layer is configured to generate heat to cause the release layer to selectively release the substrate from the adhesive layer, wherein the foil layer is a multilayer foil comprised of alternating layers of two materials.

2. The assembly of claim 1 , wherein the heat generated from the foil layer breaks down the release layer.

3. The assembly of claim 2 , wherein the energy pulse causes an exothermic reaction in the foil layer.

4. The assembly of claim 1 , wherein the two materials are one of nickel and aluminum, zirconium and aluminum, nickel and silicon, molybdenum and silicon, palladium and aluminum, or rhodium and aluminum.

5. The assembly of claim 1 , wherein the foil layer is configured to generate heat of 1000 degrees Celsius or greater.

6. The assembly of claim 1 , wherein the foil layer is configured to generate heat that exceeds a decomposition temperature of the release layer.

7. The assembly of claim 1 , comprising a metal layer positioned between the release layer and the layer of adhesive.

8. The assembly of claim 1 , wherein the semiconductor device includes a plurality of structures on the first side, the plurality of structures being pads, pillars, vias, or a combination thereof.

9. The assembly of claim 1 , wherein the release layers is one of silicone, epoxy, polyimide, carbonate, or a combination thereof.

10. A semiconductor device assembly comprising

a semiconductor device having a first side and a second side;

a substrate;

a multilayer foil layer attached to a surface of the substrate;

a layer of adhesive connects the semiconductor device to the substrate, the layer of adhesive positioned between the first side of the semiconductor device and the multilayer foil layer, wherein upon the application of an energy pulse to the multilayer foil layer is configured to have an exothermic reaction that releases the substrate from the semiconductor device; and

a layer of metal between the multilayer foil layer and the layer of adhesive.

11. The assembly of claim 10 , wherein the energy pulse is an electrical charge.

12. A method of making a semiconductor device assembly comprising

depositing a multilayer foil layer on a surface of a substrate;

depositing a release layer on the multilayer foil layer, wherein the multilayer foil layer is positioned between the release layer and the surface of the substrate;

attaching the release layer to a layer of adhesive on a first surface of a semiconductor device to connect the substrate to the semiconductor device;

processing a second surface of the semiconductor device, the second surface being opposite the first surface; and

applying a metallic layer to the layer of adhesive prior to attaching the release layer to the layer of adhesive on the first surface of a semiconductor device.

13. The method of claim 12 , applying an energy pulse to the multilayer foil layer to create an exothermic reaction, the exothermic reaction breaking down the release layer releasing the substrate from the semiconductor device.

14. The method of claim 13 , wherein applying the energy pulse to the multilayer foil comprises applying an electric charge to the multilayer foil layer.

15. The method of claim 13 , wherein applying the energy pulse to the multilayer foil comprises applying a laser pulse to the multilayer foil layer.

16. The method of claim 13 , comprising removing the layer of adhesive from the first surface of the semiconductor device.

17. The method of claim 12 , wherein processing comprises removing material from the second surface of the semiconductor device.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 11, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050713/0001 →
SUPPLEMENT NO. 9 TO PATENT SECURITY AGREEMENT Recorded Aug 9, 2018
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 047282/0463 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 3, 2018
From: DERDERIAN, JAMES M.; BAYLESS, ANDREW M.; LI, XIAO
To: MICRON TECHNOLOGY, INC.
Reel/Frame 045704/0841 →