IP Library Granted Patent US 10,283,400
Granted Patent B1
US 10,283,400 · App. 15/973,329 · Granted May 7, 2019

Semiconductor device package and manufacturing method thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,283,400
App. No.
15/973,329
Granted
May 7, 2019
Kind
B1
Abstract

Methods and systems for a semiconductor device package with a die to interposer wafer first bond are disclosed and may include bonding a plurality of semiconductor die comprising electronic devices to an interposer wafer, and applying an underfill material between the die and the interposer wafer. Methods and systems for a semiconductor device package with a die-to-packing substrate first bond are disclosed and may include bonding a first semiconductor die to a packaging substrate, applying an underfill material between the first semiconductor die and the packaging substrate, and bonding one or more additional die to the first semiconductor die. Methods and systems for a semiconductor device package with a die-to-die first bond are disclosed and may include bonding one or more semiconductor die comprising electronic devices to an interposer die.

Claims (64)

1. A method for making a semiconductor package, the method comprising:

receiving a package substrate comprising:

a top substrate side comprising top pads;

a bottom substrate side comprising bottom pads; and

conductive paths connecting the top pads and the bottom pads;

receiving an interposer array comprising a plurality of interposer dies, each of the plurality of interposer dies comprising an interposer die top side, an interposer die bottom side, and a plurality of interposer die conductive paths from the interposer die top side to the interposer die bottom side;

bonding a plurality of device dies to the interposer array, wherein each of the plurality of device dies comprises an electronic device;

after said bonding the plurality of device dies:

singulating the interposer array into a plurality of singulated interposer dies comprising a first singulated interposer die having a first device die and a second device die of the plurality of device dies

that are bonded to the interposer die top side of the first singulated interposer die, and

that are surrounded by a perimeter of the interposer die top side; and

bonding and electrically connecting the first device die and the second device die to the package substrate by bonding and electrically connecting the first singulated interposer die to the top pads of the package substrate.

2. The method of claim 1 , wherein the interposer array comprises an interposer wafer.

3. The method of claim 1 , wherein said bonding the plurality of device dies to the interposer array comprises:

bonding, to the interposer array, a plurality of stacked device dies that include a first stack comprising the first device die; and

bonding, to the interposer array, a plurality of non-stacked device dies that include the second device die such that the second device die is at a position laterally displaced from the first device die of the first stack.

4. The method of claim 1 , wherein the plurality of interposer dies of the interposer array do not comprise any electronic devices.

5. The method of claim 1 , comprising

applying a first underfill material over the interposer array before bonding the plurality of device dies to the interposer array; and

applying second underfill material between the first singulated interposer die and the top substrate side.

6. The method of claim 1 , comprising bonding a heat sink to the top substrate side, wherein the heat sink laterally surrounds the first singulated interposer die.

7. The method of claim 1 , wherein the interposer die conductive paths comprise through silicon vias.

8. A method for making a semiconductor package, the method comprising:

receiving a package substrate comprising:

a top substrate side comprising a top pad;

a bottom substrate side comprising a bottom pad; and

a conductive path connecting the top pad and the bottom pad;

receiving an interposer array comprising a plurality of interposer dies, each of the plurality of interposer dies comprising an interposer die top side, an interposer die bottom side, and a plurality of interposer die conductive paths from the interposer die top side to the interposer die bottom side;

applying an underfill material to the interposer array;

bonding a plurality of device dies to the respective interposer die top side of each of the plurality of interposer dies,

wherein the underfill material traverses the plurality of device dies on the interposer die top side, and

wherein each of the device dies comprises an electronic device;

encapsulating the bonded device dies and the interposer die top sides of the interposer dies in an encapsulating material;

singulating the encapsulated bonded device dies and interposer dies into a plurality of singulated components; and

bonding and electrically connecting a first singulated component of the plurality of singulated components to the top pad of the package substrate.

9. The method of claim 8 , wherein said bonding the plurality of device dies to the respective interposer die top side of each of the plurality of interposer dies comprises:

bonding a stack of stacked dies comprising a first die; and

bonding a non-stacked second device die at a position laterally displaced from the stack.

10. The method of claim 8 , wherein the plurality of interposer dies of the interposer array do not comprise any electronic devices.

11. The method of claim 8 , wherein a respective top side of each of the device dies bonded to each of the plurality of interposer dies is exposed from the encapsulating material.

12. The method of claim 8 , wherein the interposer array comprises silicon.

13. The method of claim 8 , wherein the interposer die conductive paths comprise through-silicon vias.

14. The method of claim 11 , comprising:

depositing thermal interface material to the respective top side of a first device die of the device dies; and

bonding a heat sink to the top substrate side such that the heat sink laterally surrounds the first singulated component and is attached to the respective top side of the first device die via the thermal interface material.

15. A method for making a semiconductor package, the method comprising:

receiving a package substrate comprising:

a top substrate side comprising a top pad;

a bottom substrate side comprising a bottom pad; and

a conductive path connecting the top pad and the bottom pad;

receiving an interposer array comprising a plurality of interposer dies, each of the plurality of interposer dies comprising an interposer die top side, an interposer die bottom side, and a plurality of interposer die conductive paths from the interposer die top side toward the interposer die bottom side;

thinning the interposer array to expose the interposer die conductive paths;

forming a conductive bump on each of the exposed interposer die conductive paths;

after said forming the conductive bump, bonding one or more device dies to the respective top side of each of the plurality of interposer dies, wherein each of the one or more device dies comprises an electronic device; and

after said bonding the the one or more device dies:

singulating the thinned interposer array comprising the plurality of interposer dies into a plurality of singulated interposer dies comprising a first singulated interposer die; and

bonding and electrically connecting the first singulated interposer die to the top pad of the package substrate.

16. The method of claim 15 , comprising prior to said singulating the thinned interposer array, encapsulating the bonded device dies and the interposer die top sides of the interposer dies in an encapsulating material.

17. The method of claim 15 , comprising bonding a heat sink to the top substrate side, wherein the heat sink laterally surrounds the first singulated interposer die.

18. The method of claim 17 , wherein the heat sink covers a top side of each of the respective device dies bonded to the first singulated interposer die.

19. The method of claim 16 , wherein said encapsulating the bonded device dies comprises encapsulating the bonded device dies such that a top side of the bonded device dies is exposed through the encapsulating material.

20. The method of claim 19 , further comprising

depositing thermal interface material to the respective top side of a first device die of the one or more device dies; and

bonding a heat sink to the top substrate side such that the heat sink laterally surrounds the first singulated interposer die and is attached to the respective top side of the first device die via the thermal interface material.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 12, 2020
From: AMKOR TECHNOLOGY, INC.
To: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE.LTD.
Reel/Frame 054046/0673 →
SECURITY INTEREST Recorded Aug 1, 2018
From: AMKOR TECHNOLOGY, INC.
To: BANK OF AMERICA, N.A., AS AGENT
Reel/Frame 046683/0139 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 7, 2018
From: KELLY, MICHAEL G; HUEMOELLER, RONALD PATRICK; HINER, DAVID JON; DO, WON CHUL
To: AMKOR TECHNOLOGY, INC.
Reel/Frame 045736/0196 →
Cited By (2)
US 12,538,434 US 12,598,995