IP Library Granted Patent US 10,305,036
Granted Patent B2
US 10,305,036 · App. 15/994,815 · Granted May 28, 2019

Thermally optimized phase change memory cells and methods of fabricating the same

Inventors: Mattia Boniardi (Cormano, IT); Andrea Redaelli (Casatenovo, IT)
Assignee: Micron Technology, Inc.
H01L45/1293H01L27/2427H01L27/2445H01L27/2463H01L45/06H01L45/1233H01L45/1253H01L45/141H01L45/144H01L45/16H01L45/1608
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,305,036
App. No.
15/994,815
Filed
May 31, 2018
Granted
May 28, 2019
Kind
B2
Art Unit
2899
USPC
257/4
Abstract

A thermally optimized phase change memory cell includes a phase change material element disposed between first and second electrodes. The second electrode includes a thermally insulating region having a first thermal resistivity over the first electrode and a metallic contact region interposed between the phase change material element and the thermally insulating region, where the metallic contact layer has a second thermal resistivity lower than the first thermal resistivity.

Claims (41)

1. A memory element, comprising:

a first electrode;

a chalcogenide material element located on the first electrode, wherein the chalcogenide material element comprises a selector node;

a second electrode disposed on the chalcogenide material element and comprising a thermally insulating carbon region and a metallic contact region located between the chalcogenide material element and the thermally insulating carbon region; and

a metallic access line coupled with the thermally insulating carbon region.

2. The memory element of claim 1 , wherein the thermally insulating carbon region is associated with a thermal resistivity different from the metallic contact region.

3. The memory element of claim 1 , wherein:

the thermally insulating carbon region is associated with a first thermal resistivity; and

the metallic contact region is associated with a second thermal resistivity lower than the first thermal resistivity.

4. The memory element of claim 1 , further comprising:

a storage node that is electrically coupled to the selector node via the first electrode.

5. The memory element of claim 1 , wherein a resistance of a portion of the chalcogenide material element is greater than a combined resistance of a portion of the thermally insulating carbon region, a portion of the metallic contact region, and an interface between the metallic contact region and the chalcogenide material element.

6. The memory element of claim 1 , wherein the metallic access line is coupled with the memory element and a second memory element.

7. The memory element of claim 6 , further comprising:

a sidewall insulator located between the memory element and the second memory element, wherein the sidewall insulator comprises at least two layers.

8. The memory element of claim 7 , wherein the at least two layers comprise:

a first layer adjacent to the memory element; and

a second layer located between the first layer and the second memory element.

9. The memory element of claim 8 , wherein the first layer comprises a material composition different from the second layer.

10. A device comprising:

a first electrode;

a chalcogenide material element located on the first electrode, wherein the chalcogenide material element comprises a selector node of a memory cell;

a second electrode disposed on the chalcogenide material element, wherein the second electrode comprises a thermally insulating carbon region and a metallic contact region between the chalcogenide material element and the thermally insulating carbon region; and

a sidewall insulator in contact with each of the first electrode, the chalcogenide material element, and the second electrode.

11. The device of claim 10 , wherein the thermally insulating carbon region has a first thermal resistivity higher than a second thermal resistivity of the metallic contact region.

12. The device of claim 10 , wherein the first electrode is configured to electrically couple a storage node to the selector node.

13. The device of claim 10 , wherein the sidewall insulator comprises a plurality of insulating layers.

14. The device of claim 10 , wherein the sidewall insulator is adjacent to the selector node.

15. A device comprising:

a first electrode;

a chalcogenide material element located on the first electrode;

a second electrode located on the chalcogenide material element; and

an access line extending in a first direction, wherein the access line and the second electrode have a same nominal width in a second direction different from the first direction.

16. The device of claim 15 , wherein the second electrode comprises a thermally insulating region and a metallic contact region located between the chalcogenide material element and the thermally insulating region.

17. The device of claim 16 , wherein:

the thermally insulating region comprises carbon and is associated with a first thermal resistivity; and

the metallic contact region is associated with a second thermal resistivity lower than the first thermal resistivity.

18. The device of claim 16 , further comprising:

a sidewall insulator adjacent to each of the first electrode, the chalcogenide material element, and the second electrode.

19. The device of claim 15 , wherein the access line is in contact with the second electrode and extends in the first direction.

20. The device of claim 15 , wherein the second direction is perpendicular to the first direction.

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded Nov 14, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 051028/0835 →
RELEASE OF SECURITY INTEREST Recorded Oct 14, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050719/0550 →
SUPPLEMENT NO. 1 TO PATENT SECURITY AGREEMENT Recorded Nov 13, 2018
From: MICRON TECHNOLOGY, INC.
To: JPMORGAN CHASE BANK, N.A.., AS COLLATERAL AGENT
Reel/Frame 047630/0756 →
SUPPLEMENT NO. 10 TO PATENT SECURITY AGREEMENT Recorded Nov 13, 2018
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 048102/0420 →
Continuity (4)
Continuation 15607095 · May 26, 2017
Continuation 14861259 · Sep 22, 2015
Division 13908707 · Jun 3, 2013
Related Publication 20180351094A1 · Dec 6, 2018