IP Library › Granted Patent US 10,411,675
Granted Patent B2
US 10,411,675 · App. 16/000,582 · Granted Sep 10, 2019

Delay circuit and duty cycle controller including the same

Inventors: Jaewook Kim (Seoul, KR); Mino Kim (Seoul, KR); Suhwan Kim (Seoul, KR); Deog-Kyoon Jeong (Seoul, KR)
Assignees: SK hynix Inc.; Seoul National University R&DB Foundation
H03K3/017H03K5/06H03K5/135H03K5/26H03K21/02H03K2005/00156
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,411,675
App. No.
16/000,582
Granted
Sep 10, 2019
Kind
B2
Abstract

In an embodiment, a delay circuit comprises a delay loop controller outputting a signal obtained by operating a start signal and a delayed feedback clock signal output from outside the delay loop controller; and a loop counter configured to determine whether a predetermined delay time has elapsed since the start signal was input according to the delayed feedback clock signal and a predetermined loop count.

Claims (11)

1. A delay circuit comprising:

a delay loop controller configured to output a signal obtained by operating a start signal and a delayed feedback clock output from outside the delay loop controller; and

a loop counter comprising:

a rising edge counter configured to calculate a number of rising edges of the delayed feedback clock signal;

a comparator configured to compare an output of the rising edge counter and the predetermined loop count; and

a flip-flop configured to latch an output of the comparator according to the delayed feedback clock signal,

wherein the loop counter is configured to determine whether a predetermined delay time has elapsed since the start signal is input according to the delayed feedback clock signal and a predetermined loop count, and

wherein the loop counter determines whether the predetermined delay time has elapsed by comparing a number of edges of the delayed feedback clock signal and the predetermined loop count.

2. The delay circuit of claim 1 , further comprising a unit delay circuit coupled with the loop counter and the delay loop controller, wherein the delay loop controller is configured to output the signal to the unit delay circuit, and the unit delay circuit is configured to output the delayed feedback clock to the delay loop controller.

3. The delay circuit of claim 2 , wherein maximum delay time of the unit delay circuit is less than or equal to the predetermined delay time, and a delay time of the unit delay circuit is adjusted by a delay control signal.

4. The delay circuit of claim 2 , wherein the predetermined delay time is adjusted by controlling at least one of the predetermined loop count and a delay time of the unit delay circuit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 6, 2018
From: KIM, JAEWOOK; KIM, MINO; KIM, SUHWAN; JEONG, DEOG-KYOON
To: SK HYNIX INC.; SEOUL NATIONAL UNIVERSITY R&DB FOUNDATION
Reel/Frame 046304/0455 →
Priority Claims (1)
KR 10-2017-0072398 · Jun 9, 2017 · national
Continuity (1)
Related Publication 20180358954A1 · Dec 13, 2018
Cited By (1)
US 12,271,673