IP Library › Granted Patent US 12,271,673
Granted Patent B2
US 12,271,673 · App. 17/804,995 · Granted Apr 8, 2025

Oscillator layout

Inventors: Yuxia Wang (Hefei, CN); Kai Tian (Hefei, CN)
Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.
G06F30/392G06F30/3953
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,271,673
App. No.
17/804,995
Granted
Apr 8, 2025
Kind
B2
Abstract

An oscillator layout includes: a first row layout region constituted by sequentially arranging a second B layout region, second A layout region, third B layout region and third A layout region in parallel; and a second row layout region constituted by sequentially arranging a first A layout region, first B layout region, fourth A layout region and fourth B layout region in parallel. Inputs and outputs of the first A layout region, second A layout region, third A layout region and fourth A layout region constitute a first ring topology, inputs and outputs of the first B layout region and third B layout region constitute a second ring topology, inputs and outputs of the second B layout region and fourth B layout region constitute a third ring topology, the second ring topology and third ring topology are both electrically connected to the first ring topology.

Claims (46)

1. An oscillator layout, comprising:

A layout regions, which comprises a first A layout region, a second A layout region, a third A layout region, and a fourth A layout region; B layout regions, which comprises a first B layout region, a second B layout region, a third B layout region, and a fourth B layout region, both the A layout regions and the B layout regions being layouts for inverters;

a first row layout region, constituted by sequentially arranging the second B layout region, the second A layout region, the third B layout region, and the third A layout region in parallel; and

a second row layout region, constituted by sequentially arranging the first A layout region, the first B layout region, the fourth A layout region, and the fourth B layout region in parallel, wherein

inputs and outputs of the first A layout region, the second A layout region, the third A layout region, and the fourth A layout region constitute a first ring topology, inputs and outputs of the first B layout region and the third B layout region constitute a second ring topology, inputs and outputs of the second B layout region and the fourth B layout region constitute a third ring topology, and the second ring topology and the third ring topology are both electrically connected to the first ring topology.

2. The oscillator layout of claim 1 , wherein an area of each A layout region is greater than that of each B layout region.

3. The oscillator layout of claim 1 , wherein a height of each A layout region is equal to that of each B layout region, and a length of each A layout region is greater than that of each B layout region.

4. The oscillator layout of claim 3 , wherein an electric connection from the output of the second A layout region to the input of the third A layout region has a length 23 , an electric connection from the output of the fourth A layout region to the input of the first A layout region has a length 41 , and the length 23 is equal to the length 41 .

5. The oscillator layout of claim 3 , wherein an electric connection from the output of the first A layout region to the input of the second A layout region has a height 12 , an electric connection from the output of the third A layout region to the input of the fourth A layout region has a height 34 , and the height 12 is equal to the height 34 .

6. The oscillator layout of claim 3 , wherein an electric connection from the output of the fourth A layout region to the input of the third B layout region has a height 43 , an electric connection from the output of the second A layout region to the input of the first B layout region has a height 21 , and the height 43 is equal to the height 21 .

7. The oscillator layout of claim 3 , wherein an electric connection from the output of the third A layout region to the input of the second B layout region has a length 132 , an electric connection from the output of the first A layout region to the input of the fourth B layout region has a length 214 , and the length 132 is equal to the length 214 .

8. The oscillator layout of claim 3 , wherein an electric connection from the output of the second B layout region to the input of the second A layout region has a length 122 , an electric connection from the output of the third B layout region to the input of the third A layout region has a length 133 , an electric connection from the output of the first B layout region to the input of the first A layout region has a length 211 , an electric connection from the output of the fourth B layout region to the input of the fourth A layout region has a length 244 , and the length 122 , the length 133 , the length 211 , and the length 244 are all equal.

9. The oscillator layout of claim 1 , further comprising:

a third row layout region, constituted by sequentially arranging the third B layout region, the third A layout region, the fourth B layout region, and the fourth A layout region in parallel; and

a fourth row layout region, constituted by sequentially arranging the second A layout region, the second B layout region, the first A layout region, and the first B layout region in parallel.

10. The oscillator layout of claim 9 , wherein a height of each A layout region is equal to that of each B layout region, and a length of each A layout region is greater than that of each B layout region.

11. The oscillator layout of claim 9 , wherein

an electric connection from the output of the second A layout region of the first row layout region to the input of the third A layout region of the first row layout region has a length 23 ;

an electric connection from the output of the fourth A layout region of the second row layout region to the input of the first A layout region of the second row layout region has a length 41 ;

an electric connection from the output of the third A layout region of the third row layout region to the input of the fourth A layout region of the third row layout region has a length 34 ; and

an electric connection from the output of the first A layout region of the fourth row layout region to the input of the second A layout region of the fourth row layout region has a length 12 , wherein

the length 23 , the length 41 , the length 34 , and the length 12 are all equal.

12. The oscillator layout of claim 9 , wherein

an electric connection from the output of the third A layout region of the first row layout region to the input of the fourth A layout region of the second row layout region has a height 34 ;

an electric connection from the output of the first A layout region of the second row layout region to the input of the second A layout region of the first row layout region has a height 12 ,

an electric connection from the output of the fourth A layout region of the third row layout region to the input of the first A layout region of the fourth row layout region has a height 41 ; and

an electric connection from the output of the second A layout region of the fourth row layout region to the input of the third A layout region of the third row layout region has a height 23 , wherein

the height 34 , the height 12 , the height 41 , and the height 23 are all equal.

13. The oscillator layout of claim 9 , wherein

an electric connection from the output of the second B layout region of the first row layout region to the input of the second A layout region of the first row layout region has a length 122 ;

an electric connection from the output of the third B layout region of the first row layout region to the input of the third A layout region of the first row layout region has a length 133 ;

an electric connection from the output of the first B layout region of the second row layout region to the input of the first A layout region of the second row layout region has a length 211 ;

an electric connection from the output of the fourth B layout region of the second row layout region to the input of the fourth A layout region of the second row layout region has a length 244 ;

an electric connection from the output of the third B layout region of the third row layout region to the input of the third A layout region of the third row layout region has a length 333 ;

an electric connection from the output of the fourth B layout region of the third row layout region to the input of the fourth A layout region of the third row layout region has a length 344 ;

an electric connection from the output of the second B layout region of the fourth row layout region to the input of the second A layout region of the fourth row layout region has a length 422 ; and

an electric connection from the output of the first B layout region of the fourth row layout region to the input of the first A layout region of the fourth row layout region has a length 411 , wherein

the length 122 , the length 133 , the length 211 , the length 244 , the length 333 , the length 344 , the length 422 , and the length 411 are all equal.

14. The oscillator layout of claim 9 , wherein

an electric connection from the output of the third A layout region of the first row layout region to the input of the second B layout region of the first row layout region has a length 132 ;

an electric connection from the output of the first A layout region of the second row layout region to the input of the fourth B layout region of the second row layout region has a length 214 ;

an electric connection from the output of the fourth A layout region of the third row layout region to the input of the third B layout region of the third row layout region has a length 343 ; and

an electric connection from the output of the second A layout region of the fourth row layout region to the input of the first B layout region of the fourth row layout region has a length 421 , wherein

the length 132 , the length 214 , the length 343 , and the length 421 are all equal.

15. The oscillator layout of claim 9 , wherein there are a lateral wiring on a same path and a longitudinal wiring on a same path from the output of each A layout region to the input of another A layout region.

16. The oscillator layout of claim 9 , wherein there are a lateral wiring on a same path and a longitudinal wiring on a same path from the output of each A layout region to the input of the corresponding B layout region layout region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 1, 2022
From: WANG, YUXIA; TIAN, KAI
To: CHANGXIN MEMORY TECHNOLOGIES, INC.
Reel/Frame 060076/0128 →
Priority Claims (1)
CN 202011176618.5 · Oct 28, 2020 · national
Continuity (2)
Continuation PCTCN2021112329 · Aug 12, 2021
Related Publication 20220292246A1 · Sep 15, 2022
References Cited (100)
US 7015739B2 · Lee · 2006 [cited by applicant]
US 7321269B2 · Drake · 2008 [cited by applicant]
US 7501870B2 · Choi · 2009 [cited by applicant]
US 7872510B2 · Lee · 2011 [cited by applicant]
US 8154352B2 · Ueno · 2012 [cited by applicant]
US 9030244B1 · Luo · 2015 [cited by applicant]
US 9252753B2 · Lin · 2016 [cited by applicant]
US 9270256B2 · Lee · 2016 [cited by applicant]
US 9667252B1 · Lee · 2017 [cited by applicant]
US 9985619B2 · Lee · 2018 [cited by applicant]
US 9998125B2 · Balamurugan · 2018 [cited by applicant]
US 10241537B2 · Li · 2019 [cited by applicant]
US 10249354B1 · Lee · 2019 [cited by applicant]
US 10270429B1 · Wang · 2019 [cited by applicant]
US 10411675B2 · Kim · 2019 [cited by applicant]
US 10418983B1 · Lee · 2019 [cited by applicant]
US 10458857B2 · Rachala · 2019 [cited by applicant]
US 10601410B1 · Satoh · 2020 [cited by applicant]
US 10630273B2 · Tung · 2020 [cited by applicant]
US 10700672B2 · Savary · 2020 [cited by applicant]
US 10784846B1 · Bucossi · 2020 [cited by applicant]
US 10826476B1 · Bucossi · 2020 [cited by applicant]
US 10862460B2 · Kim · 2020 [cited by applicant]
US 20040032300A1 · Joordens · 2004 [cited by applicant]
US 20040189364A1 · Lee · 2004 [cited by applicant]
US 20070018737A1 · Drake · 2007 [cited by applicant]
US 20070090867A1 · Kim · 2007 [cited by applicant]
US 20070241826A1 · Ueno · 2007 [cited by applicant]
US 20080024182A1 · Choi · 2008 [cited by applicant]
US 20080024233A1 · Drake · 2008 [cited by applicant]
US 20080204094A1 · Hur · 2008 [cited by applicant]
US 20090051443A1 · Illegems · 2009 [cited by applicant]
US 20090115459A1 · Kwon · 2009 [cited by applicant]
US 20090302912A1 · Lee · 2009 [cited by applicant]
US 20120075025A1 · Ueno · 2012 [cited by applicant]
US 20150171836A1 · Lee et al. · 2015 [cited by applicant]
US 20150372665A1 · Tohidian et al. · 2015 [cited by applicant]
US 20160006420A1 · Lin · 2016 [cited by applicant]
US 20160241249A1 · Balamurugan et al. · 2016 [cited by applicant]
US 20170117887A1 · Lee et al. · 2017 [cited by applicant]
US 20170179956A1 · Lee et al. · 2017 [cited by applicant]
US 20170194947A1 · Wei · 2017 [cited by applicant]
US 20180166432A1 · Won · 2018 [cited by examiner]
US 20180358954A1 · Kim et al. · 2018 [cited by applicant]
US 20180364752A1 · Li et al. · 2018 [cited by applicant]
US 20190190501A1 · Wang et al. · 2019 [cited by applicant]
US 20190215146A1 · Ke et al. · 2019 [cited by applicant]
US 20190237127A1 · Moon et al. · 2019 [cited by applicant]
US 20190257696A1 · Rachala et al. · 2019 [cited by applicant]
US 20190280682A1 · Lee · 2019 [cited by applicant]
US 20190334508A1 · Tang · 2019 [cited by applicant]
US 20190348971A1 · Kim et al. · 2019 [cited by applicant]
US 20200052681A1 · Tung et al. · 2020 [cited by applicant]
US 20200136599A1 · Savary et al. · 2020 [cited by applicant]
US 20200160902A1 · Gans · 2020 [cited by applicant]
US 20200162066A1 · Gans · 2020 [cited by applicant]
US 20200336135A1 · Wang et al. · 2020 [cited by applicant]
US 20210036690A1 · Tang · 2021 [cited by applicant]
US 20210218388A1 · Wang et al. · 2021 [cited by applicant]
CN 1542861A · 2004 [cited by applicant]
CN 1675836A · 2005 [cited by applicant]
CN 1956329A · 2007 [cited by applicant]
CN 101141129A · 2008 [cited by applicant]
CN 101409541A · 2009 [cited by applicant]
CN 101629978A · 2010 [cited by applicant]
CN 103684365A · 2014 [cited by applicant]
CN 104270122A · 2015 [cited by applicant]
CN 104716929A · 2015 [cited by applicant]
CN 104734697A · 2015 [cited by applicant]
CN 105099445A · 2015 [cited by applicant]
CN 105281757A · 2016 [cited by applicant]
CN 205385473U · 2016 [cited by applicant]
CN 106374890A · 2017 [cited by applicant]
CN 106888007A · 2017 [cited by applicant]
CN 106941344A · 2017 [cited by applicant]
CN 105281757B · 2018 [cited by applicant]
CN 108768385A · 2018 [cited by applicant]
CN 110266294A · 2019 [cited by applicant]
CN 110830011A · 2020 [cited by applicant]
CN 111103530A · 2020 [cited by applicant]
CN 111147055A · 2020 [cited by applicant]
JP 2006333184A · 2006 [cited by applicant]
KR 20080009855A · 2008 [cited by applicant]
KR 100998677B1 · 2010 [cited by applicant]
Supplementary European Search Report in the European application No. 21870566.3, mailed on Dec. 9, 2022. [cited by applicant]
Supplementary European Search Report in the European application No. 21856922.6, mailed on Nov. 2, 2022. [cited by applicant]
Supplementary European Search Report in the European application No. 21870482.3, mailed on Nov. 23, 2022. [cited by applicant]
Yyons2019, “Ring Oscillator Layout Design”, https://maxbook118.com/html/2019/0901/6153212200002101,shtm, Sep. 2, 2019. [cited by applicant]
Zhang Tao et al., “Design of Low Noise Single Ended CMOS Ring Voltage controlled Oscillators”, Microelectronics and Computing vol. 7 vol. 21 ISSN: 1000-7180, Jul. 31, 2004, p. 164-167. [cited by applicant]
Elad Alon, “Schematic and Layout Simulation Exercise”, http://bwrcs.eecs.berkeley.edu/Classes/icdesign/eel41_f12/CurrentLabs/Lab%204.pdf, Sep. 23, 2009. [cited by applicant]
Zhou Shengming, “Integrated Circuit Design and Implementation Technology Based on Zeni”, Xidian University Press, Oct. 31, 2013, p. 169, Figures 8-50. [cited by applicant]
Kyu-hyoun Kim et al., “A 20-GB/s 256-Mb DRAM with an inductorless Quadrature PLL and a Cascaded Pre-emphasis Transmitter”, in IEEE Journal of Solid-State Circuits, vol. 41, No. 1, Jan. 2006, pp. 127-134. [cited by applicant]
Takashi Kusaga et al., “Four-State Ring Oscillator for Quadrature Signal Generation”, ICSES 2008 International Conference on Singnals and Electronic Systems Krakow, Sep. 14-17, 2008, pp. 89-92. [cited by applicant]
First Office Action of the U.S. Appl. No. 17/449,525, issued on Jan. 21, 2022. [cited by applicant]
International Search Report in the international application No. PCT/CN2021/112329, mailed on Oct. 29, 2021. [cited by applicant]
International Search Report in the international application No. PCT/CN2021/118858, mailed on Dec. 2, 2021. [cited by applicant]
International Search Report in the international application No. PCT/CN2021/105207, mailed on Sep. 28, 2021. [cited by applicant]
International Search Report in the international application No. PCT/CN2021/105250, mailed on Oct. 13, 2021. [cited by applicant]
International Search Report in the international application No. PCT/CN2021/106019, mailed on Oct. 20, 2021. [cited by applicant]
International Search Report in the international application No. PCT/CN2021/107942, mailed on Oct. 20, 2021. [cited by applicant]